//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARCLK_RST_H_INC_
#define ___ARCLK_RST_H_INC_

// Register CLK_RST_CONTROLLER_RST_SOURCE_0
#define CLK_RST_CONTROLLER_RST_SOURCE_0                 _MK_ADDR_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_RST_SOURCE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_RESET_MASK                      _MK_MASK_CONST(0xf3f37)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_READ_MASK                       _MK_MASK_CONST(0xf3f37)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WRITE_MASK                      _MK_MASK_CONST(0x37)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_SHIFT                  _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_RANGE                  19:19
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU3_RST_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_SHIFT                  _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_RANGE                  18:18
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU2_RST_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_SHIFT                  _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_RANGE                  17:17
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU1_RST_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_RANGE                  16:16
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU0_RST_STA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_RANGE                   13:13
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_SYS_RST_STA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_STA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_RANGE                   11:11
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_COP_RST_STA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_RANGE                   10:10
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_STA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_RANGE                   9:9
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_SWR_CPU_RST_STA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_RANGE                   8:8
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_STA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_RANGE                    5:5
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_EN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_SHIFT                   _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_RANGE                   4:4
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_INIT_ENUM                       TIMER1
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_TIMER1                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SEL_TIMER2                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_RANGE                    2:2
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_SYS_RST_EN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_RANGE                    1:1
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_COP_RST_EN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_SHIFT)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_SOURCE_0_WDT_CPU_RST_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEVICES_L_0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0                      _MK_ADDR_CONST(0x4)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_RESET_VAL                    _MK_MASK_CONST(0x7dffd8c0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_RESET_MASK                   _MK_MASK_CONST(0xfdffd9e7)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_READ_MASK                    _MK_MASK_CONST(0xfdffd9e7)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_WRITE_MASK                   _MK_MASK_CONST(0xfdffd8c6)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_SHIFT                 _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_RANGE                 31:31
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CACHE2_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_RANGE                   30:30
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VCP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_RANGE                 28:28
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_HOST1X_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_RANGE                  27:27
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP1_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_RANGE                  26:26
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_DISP2_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_RANGE                     24:24
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_3D_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_RANGE                    23:23
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_ISP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_RANGE                   22:22
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_USBD_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_RANGE                     21:21
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_2D_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_RANGE                     20:20
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_VI_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_RANGE                    19:19
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_EPP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_RANGE                   18:18
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_RANGE                    17:17
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_PWM_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TWC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_SHIFT                 _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_RANGE                 15:15
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC4_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_SHIFT                 _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_RANGE                 14:14
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_SDMMC1_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2C1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_RANGE                   11:11
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_I2S1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_RANGE                   8:8
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_GPIO_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_SHIFT                  _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_RANGE                  7:7
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTB_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_SHIFT                  _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_RANGE                  6:6
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_UARTA_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_RANGE                    5:5
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TMR_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_RANGE                       2:2
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_TRIG_SYS_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_RANGE                    1:1
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_COP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_L_0_SWR_CPU_RST_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEVICES_H_0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0                      _MK_ADDR_CONST(0x8)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_RESET_VAL                    _MK_MASK_CONST(0xf7d9f326)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_RESET_MASK                   _MK_MASK_CONST(0xf7d9f3a7)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_READ_MASK                    _MK_MASK_CONST(0xf7d9f3a7)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_WRITE_MASK                   _MK_MASK_CONST(0xf7d9f3a6)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_RANGE                   31:31
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEV_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_RANGE                   30:30
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_BSEA_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_VDE_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_RANGE                    28:28
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MPE_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_RANGE                   26:26
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_USB2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_RANGE                    25:25
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_EMC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_RANGE                       24:24
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MIPI_CAL_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_RANGE                  23:23
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_UARTC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_RANGE                   22:22
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_SHIFT                    _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_RANGE                    20:20
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_CSI_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_HDMI_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_DSI_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_RANGE                   15:15
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_I2C5_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_RANGE                   14:14
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_RANGE                    13:13
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_XIO_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_RANGE                   9:9
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_SPI1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_RANGE                  8:8
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_KFUSE_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_RANGE                   7:7
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_FUSE_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_RANGE                       5:5
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_STAT_MON_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_RANGE                 2:2
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_APBDMA_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_RANGE                 1:1
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_AHBDMA_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_H_0_SWR_MEM_RST_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEVICES_U_0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0                      _MK_ADDR_CONST(0xc)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_RESET_VAL                    _MK_MASK_CONST(0x88ad4ea)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_RESET_MASK                   _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_READ_MASK                    _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_WRITE_MASK                   _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_RANGE                  27:27
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_MSENC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_RANGE                 23:23
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_EMUCIF_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TSEC_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_RANGE                       17:17
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C_SLOW_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_RANGE                    15:15
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_DTV_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_RANGE                      14:14
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SOC_THERM_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_TRACECLKIN_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_RANGE                     12:12
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_LA_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_RANGE                 11:11
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_AVPUCQ_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_RANGE                       10:10
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIEXCLK_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_RANGE                  9:9
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_CSITE_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_RANGE                    7:7
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_OWR_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_PCIE_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_RANGE                 5:5
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_SDMMC3_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_RANGE                   3:3
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_I2C3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_U_0_SWR_UARTD_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0                      _MK_ADDR_CONST(0x10)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_RESET_VAL                    _MK_MASK_CONST(0x80000130)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_RESET_MASK                   _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_READ_MASK                    _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_WRITE_MASK                   _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_SHIFT                 _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_RANGE                 31:31
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CACHE2_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_RANGE                   30:30
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_RANGE                    29:29
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VCP_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_RANGE                 28:28
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_HOST1X_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_RANGE                  27:27
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP1_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_RANGE                  26:26
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_DISP2_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_RANGE                     24:24
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_3D_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_RANGE                    23:23
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_ISP_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_RANGE                   22:22
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_USBD_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_RANGE                     21:21
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_2D_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_RANGE                     20:20
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_VI_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_RANGE                    19:19
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_EPP_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_RANGE                   18:18
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_RANGE                    17:17
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_PWM_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_RANGE                    16:16
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TWC_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_SHIFT                 _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_RANGE                 15:15
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC4_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_SHIFT                 _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_RANGE                 14:14
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_SDMMC1_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_RANGE                   12:12
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2C1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_RANGE                   11:11
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_I2S1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_RANGE                   8:8
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_GPIO_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_SHIFT                  _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_RANGE                  7:7
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTB_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_SHIFT                  _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_RANGE                  6:6
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_UARTA_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_RANGE                    5:5
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_TMR_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_RANGE                    4:4
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_RTC_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_RANGE                    0:0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0_CLK_ENB_CPU_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0                      _MK_ADDR_CONST(0x14)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_RESET_VAL                    _MK_MASK_CONST(0x880)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_RESET_MASK                   _MK_MASK_CONST(0xf7d9fbf7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_READ_MASK                    _MK_MASK_CONST(0xf7d9fbf7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_WRITE_MASK                   _MK_MASK_CONST(0xf7d9fbf7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_RANGE                   31:31
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEV_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_RANGE                   30:30
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_BSEA_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_RANGE                    29:29
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_VDE_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MPE_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_RANGE                   26:26
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_USB2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_RANGE                    25:25
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_EMC_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_RANGE                       24:24
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MIPI_CAL_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_RANGE                  23:23
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_UARTC_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_RANGE                   22:22
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_SHIFT                    _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_RANGE                    20:20
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_CSI_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_RANGE                   19:19
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_HDMI_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_RANGE                    16:16
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_DSI_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_RANGE                   15:15
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_I2C5_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_RANGE                   14:14
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI3_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_RANGE                    13:13
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_XIO_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_RANGE                   12:12
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_RANGE                       11:11
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_JTAG2TBC_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_RANGE                   9:9
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_SPI1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_RANGE                  8:8
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KFUSE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_RANGE                   7:7
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_FUSE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_RANGE                    6:6
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_PMC_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_RANGE                       5:5
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_STAT_MON_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_RANGE                    4:4
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_KBC_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_RANGE                 2:2
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_APBDMA_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_RANGE                 1:1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_AHBDMA_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_RANGE                    0:0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0_CLK_ENB_MEM_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0                      _MK_ADDR_CONST(0x18)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_RESET_VAL                    _MK_MASK_CONST(0x1f02a00)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_RESET_MASK                   _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_READ_MASK                    _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_WRITE_MASK                   _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_RANGE                       30:30
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV1_OUT_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_RANGE                       29:29
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DEV2_OUT_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_SHIFT                        _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_RANGE                        28:28
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SUS_OUT_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_RANGE                  27:27
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_MSENC_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_SHIFT                  _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_RANGE                  24:24
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CRAM2_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_RANGE                  23:23
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMD_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_SHIFT                  _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_RANGE                  22:22
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMC_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_SHIFT                  _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_RANGE                  21:21
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMB_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_RANGE                  20:20
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_IRAMA_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_RANGE                   19:19
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TSEC_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_RANGE                       17:17
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C_SLOW_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_RANGE                    15:15
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_DTV_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_RANGE                      14:14
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SOC_THERM_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_RANGE                     13:13
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_TRACECLKIN_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_RANGE                     12:12
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_LA_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_RANGE                 11:11
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_AVPUCQ_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_RANGE                  9:9
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_CSITE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_RANGE                    7:7
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_OWR_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_RANGE                   6:6
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_PCIE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_RANGE                 5:5
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_SDMMC3_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_RANGE                   3:3
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_I2C3_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_RANGE                  1:1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0_CLK_ENB_UARTD_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 28 [0x1c]

// Register CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0                  _MK_ADDR_CONST(0x20)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_RESET_VAL                        _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_RESET_MASK                       _MK_MASK_CONST(0xff81ffff)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_READ_MASK                        _MK_MASK_CONST(0xff81ffff)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_WRITE_MASK                       _MK_MASK_CONST(0xff01ffff)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_RANGE                  31:28
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_STDBY                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_IDLE                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_RUN                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_IRQ                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_STATE_FIQ                    _MK_ENUM_CONST(8)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_RANGE                  27:27
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_RANGE                  26:26
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SHIFT                  _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_RANGE                  25:25
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SHIFT                  _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_RANGE                  24:24
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_SHIFT                   _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_RANGE                   23:23
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_TSENSOR_SLOWDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_RANGE                      16:16
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CCLK_RESERVED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SHIFT                 _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RANGE                 15:12
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_CLKM                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC_OUT0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_CLKS                  _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLM_OUT0                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLP_OUT4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC2_OUT0                    _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC3_OUT0                    _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLX_OUT0_LJ                  _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RESERVED9                     _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLX_OUT0                     _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RESERVED15                    _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RANGE                 11:8
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_CLKM                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC_OUT0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_CLKS                  _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLM_OUT0                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLP_OUT4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC2_OUT0                    _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC3_OUT0                    _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLX_OUT0_LJ                  _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RESERVED9                     _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLX_OUT0                     _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RESERVED15                    _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RANGE                 7:4
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_CLKM                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC_OUT0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_CLKS                  _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLM_OUT0                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLP_OUT4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC2_OUT0                    _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC3_OUT0                    _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLX_OUT0_LJ                  _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RESERVED9                     _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLX_OUT0                     _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RESERVED15                    _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RANGE                        3:0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_CLKM                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_CLKS                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLM_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLP_OUT0                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLP_OUT4                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC2_OUT0                   _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC3_OUT0                   _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLX_OUT0_LJ                 _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RESERVED9                    _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLX_OUT0                    _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RESERVED15                   _MK_ENUM_CONST(15)


// Register CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0                 _MK_ADDR_CONST(0x24)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_RESET_MASK                      _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_READ_MASK                       _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_RANGE                    31:31
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_RANGE                     30:30
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_RANGE                   28:28
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_INVERT_DCD_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_RANGE                       27:27
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_RANGE                       26:26
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_RANGE                       25:25
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_RANGE                       24:24
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_RANGE                  23:16
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_CCLK_CLK_DIVISOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_RANGE                       15:8
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVIDEND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_RANGE                        7:0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0_SUPER_CDIV_DIVISOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0                  _MK_ADDR_CONST(0x28)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_RESET_VAL                        _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_RESET_MASK                       _MK_MASK_CONST(0xff007777)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_READ_MASK                        _MK_MASK_CONST(0xff007777)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_WRITE_MASK                       _MK_MASK_CONST(0xff007777)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_RANGE                  31:28
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_STDBY                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_IDLE                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_RUN                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_IRQ                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SYS_STATE_FIQ                    _MK_ENUM_CONST(8)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_RANGE                  27:27
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_RANGE                  26:26
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_SHIFT                  _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_RANGE                  25:25
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_COP_AUTO_SWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_SHIFT                  _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_RANGE                  24:24
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_CPU_AUTO_SWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_SHIFT                 _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_RANGE                 14:12
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_CLKM                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_PLLC_OUT1                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_PLLP_OUT4                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_PLLP_OUT0                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_PLLP_OUT2                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_PLLC_OUT0                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_CLKS                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_FIQ_SOURCE_PLLM_OUT1                     _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_RANGE                 10:8
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_CLKM                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_PLLC_OUT1                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_PLLP_OUT4                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_PLLP_OUT0                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_PLLP_OUT2                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_PLLC_OUT0                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_CLKS                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IRQ_SOURCE_PLLM_OUT1                     _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_RANGE                 6:4
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_CLKM                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_PLLC_OUT1                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_PLLP_OUT4                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_PLLP_OUT0                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_PLLP_OUT2                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_PLLC_OUT0                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_CLKS                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_RUN_SOURCE_PLLM_OUT1                     _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_FIELD                        _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_RANGE                        2:0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_CLKM                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_PLLC_OUT1                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_PLLP_OUT4                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_PLLP_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_PLLP_OUT2                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_PLLC_OUT0                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_CLKS                 _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0_SWAKEUP_IDLE_SOURCE_PLLM_OUT1                    _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0                 _MK_ADDR_CONST(0x2c)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_RESET_MASK                      _MK_MASK_CONST(0x8f00ffff)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_READ_MASK                       _MK_MASK_CONST(0x8f00ffff)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_WRITE_MASK                      _MK_MASK_CONST(0x8f00ffff)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_RANGE                    31:31
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_RANGE                       27:27
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_RANGE                       26:26
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_RANGE                       25:25
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_COP_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_RANGE                       24:24
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_RANGE                       15:8
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVIDEND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_RANGE                        7:0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0_SUPER_SDIV_DIVISOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0                    _MK_ADDR_CONST(0x30)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_RESET_MASK                         _MK_MASK_CONST(0xbb)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_READ_MASK                  _MK_MASK_CONST(0xbb)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0xbb)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_SHIFT                     _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_RANGE                     7:7
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_HCLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_FIELD                     _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_RANGE                     5:4
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_AHB_RATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_SHIFT                     _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_RANGE                     3:3
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_PCLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_FIELD                     _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_RANGE                     1:0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0_APB_RATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 52 [0x34]

// Reserved address 56 [0x38]

// Reserved address 60 [0x3c]

// Register CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0                        _MK_ADDR_CONST(0x40)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_RESET_MASK                     _MK_MASK_CONST(0xff00ffff)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_READ_MASK                      _MK_MASK_CONST(0xff00ffff)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ffff)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_SHIFT                       _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_RANGE                       31:28
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_SHIFT                    _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_RANGE                    27:27
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_FIQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_SHIFT                    _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_RANGE                    26:26
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_FIQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_RANGE                    25:25
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_COP_IRQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_RANGE                    24:24
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_ENB_FROM_CPU_IRQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_RANGE                    15:12
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_FIQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_RANGE                    11:8
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IRQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_RANGE                    7:4
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_RUN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_FIELD                   _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_SHIFT)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_RANGE                   3:0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0_COP_CLK_SKIP_RATE_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_MASK_ARM_0
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0                       _MK_ADDR_CONST(0x44)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RESET_MASK                    _MK_MASK_CONST(0x30003)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_READ_MASK                     _MK_MASK_CONST(0x30003)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_WRITE_MASK                    _MK_MASK_CONST(0x30003)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_SHIFT                      _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_RANGE                      17:17
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_RST_CPU0_WHEN_HALT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_RANGE                       16:16
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_CPU_HALT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_RANGE                    1:0
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_MASK_ARM_0_CLK_MASK_COP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_MISC_CLK_ENB_0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0                       _MK_ADDR_CONST(0x48)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_RESET_MASK                    _MK_MASK_CONST(0x10f00001)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_READ_MASK                     _MK_MASK_CONST(0x10f00001)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_WRITE_MASK                    _MK_MASK_CONST(0x10f00001)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_SHIFT)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_RANGE                 28:28
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_CFG_ALL_VISIBLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_SHIFT                        _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_SHIFT)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_RANGE                        23:22
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV1_OSC_DIV_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_SHIFT)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_RANGE                        21:20
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_DEV2_OSC_DIV_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_SHIFT)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_RANGE                 0:0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_MISC_CLK_ENB_0_EN_PPSB_STOPCLK_ENABLE                        _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0                      _MK_ADDR_CONST(0x4c)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_RESET_MASK                   _MK_MASK_CONST(0xf03)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_READ_MASK                    _MK_MASK_CONST(0xf03)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_WRITE_MASK                   _MK_MASK_CONST(0xf03)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_FIELD                      _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_RANGE                      1:0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU_BRIDGE_CLKDIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_RANGE                   8:8
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU0_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_RANGE                   9:9
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU1_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_RANGE                   10:10
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU2_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_RANGE                   11:11
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0_CPU3_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_OSC_CTRL_0
#define CLK_RST_CONTROLLER_OSC_CTRL_0                   _MK_ADDR_CONST(0x50)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_OSC_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x3f1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xfffdf3f7)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xfffdf3f7)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xfffdf3f7)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_RANGE                    31:28
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC13                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC19P2                  _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC12                    _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC26                    _MK_ENUM_CONST(12)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC16P8                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC38P4                  _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSC_FREQ_OSC48                    _MK_ENUM_CONST(9)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_SHIFT                 _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_RANGE                 27:26
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_DIV1                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_DIV2                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_DIV4                  _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_PLL_REF_DIV_RESERVED                      _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_SHIFT                 _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_RANGE                 25:18
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_OSCFI_SPARE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_SHIFT                        _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_FIELD                        _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_RANGE                        16:12
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XODS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_FIELD                        _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_RANGE                        9:4
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_DEFAULT                      _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOFS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_RANGE                      2:2
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_CLK_OK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_SHIFT                        _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_RANGE                        1:1
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOBP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_SHIFT)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_RANGE                 0:0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_CTRL_0_XOE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLL_LFSR_0
#define CLK_RST_CONTROLLER_PLL_LFSR_0                   _MK_ADDR_CONST(0x54)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PLL_LFSR_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_FIELD                 _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_PLL_LFSR_0_RND_SHIFT)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_RANGE                 15:0
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLL_LFSR_0_RND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_OSC_FREQ_DET_0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0                       _MK_ADDR_CONST(0x58)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_RESET_MASK                    _MK_MASK_CONST(0x8000000f)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_READ_MASK                     _MK_MASK_CONST(0x8000000f)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_WRITE_MASK                    _MK_MASK_CONST(0x8000000f)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_SHIFT                       _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_SHIFT)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_RANGE                       31:31
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_OSC_FREQ_DET_TRIG_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_SHIFT)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_RANGE                 3:0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_0_REF_CLK_WIN_CFG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0                        _MK_ADDR_CONST(0x5c)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x8000ffff)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x8000ffff)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_SHIFT)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_RANGE                        31:31
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_BUSY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_FIELD                 _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_SHIFT)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_RANGE                 15:0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0_OSC_FREQ_DET_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0                   _MK_ADDR_CONST(0x60)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_RESET_MASK                        _MK_MASK_CONST(0x1ff860f)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_READ_MASK                         _MK_MASK_CONST(0x1ff860f)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff860f)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_RANGE                 24:23
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_INIT_ENUM                     GATED
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_GATED                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_DIV1                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_DIV2_RISING                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_DIV2_FALLING                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_CPU_EARLY                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_DIV_SEL_CPU_LATE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SHIFT                  _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_RANGE                  22:15
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLX_PTO_DIV2                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLC_PTO_DIV2                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLM_PTO_DIV2                  _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLP_PTO_DIV2                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLA_PTO_DIV2                  _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_HDMI_SLOWCLK_DIV2                      _MK_ENUM_CONST(10)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_TRACECLKIN_FUNC_AND_FTM                        _MK_ENUM_CONST(11)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_ISP_FUNC_AND_FTM                       _MK_ENUM_CONST(16)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_ISP_SAPOR_FUNC_AND_FTM                 _MK_ENUM_CONST(17)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_CPU_FUNC_AND_FTM                       _MK_ENUM_CONST(18)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_CPU_DIV2_FUNC_AND_FTM                  _MK_ENUM_CONST(19)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_MSENC_FUNC_AND_FTM                     _MK_ENUM_CONST(20)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_GR2D_FUNC_AND_FTM                      _MK_ENUM_CONST(21)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_GR3D_FUNC_AND_FTM                      _MK_ENUM_CONST(22)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SPI1_FUNC_AND_FTM                      _MK_ENUM_CONST(23)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SPI2_FUNC_AND_FTM                      _MK_ENUM_CONST(24)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SPI3_FUNC_AND_FTMA                     _MK_ENUM_CONST(25)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_VDE_FUNC_AND_FTM                       _MK_ENUM_CONST(27)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SYS_FUNC_AND_FTM                       _MK_ENUM_CONST(28)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_TSEC_FUNC_AND_FTM                      _MK_ENUM_CONST(29)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SOC_THERM_FUNC_AND_FTM                 _MK_ENUM_CONST(30)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_HDMI_AUDIO_FUNC_AND_FTM                        _MK_ENUM_CONST(31)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_DISPLAY_FUNC_AND_FTM_CLK                       _MK_ENUM_CONST(32)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_ACTMON_FUNC_AND_FTM                    _MK_ENUM_CONST(34)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SYS_CLK_OBS                    _MK_ENUM_CONST(35)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_EMC_FUNC_AND_FTM                       _MK_ENUM_CONST(36)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_MC_FUNC_AND_FTM_CLK                    _MK_ENUM_CONST(37)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_HOST1X_FUNC_AND_FTM                    _MK_ENUM_CONST(38)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_CSITE_FUNC_AND_FTM                     _MK_ENUM_CONST(39)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_LA_FUNC_AND_FTM                        _MK_ENUM_CONST(40)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_EPP_FUNC_AND_FTM                       _MK_ENUM_CONST(42)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_CPULP_FUNC_AND_FTM_CLK                 _MK_ENUM_CONST(43)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_CPULP_DIV2_FUNC_AND_FTM_CLK                    _MK_ENUM_CONST(44)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_VI_FUNC_AND_FTM                        _MK_ENUM_CONST(46)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_MSELECT_FUNC_AND_FTM                   _MK_ENUM_CONST(47)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_DBG_OSCOUT                     _MK_ENUM_CONST(48)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PCLK_SYS_OBS                   _MK_ENUM_CONST(49)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_SE_FUNC_AND_FTM                        _MK_ENUM_CONST(50)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_DSIA_LP_FUNC_AND_FTM_CLK                       _MK_ENUM_CONST(52)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_EMC_LATENCY_TESTDLL_0                  _MK_ENUM_CONST(60)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_EMC_LATENCY_TESTDLL_1                  _MK_ENUM_CONST(61)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLX_OBS                       _MK_ENUM_CONST(64)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLC_OBS                       _MK_ENUM_CONST(65)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLM_OBS                       _MK_ENUM_CONST(66)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLP_OBS                       _MK_ENUM_CONST(67)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLA_OBS                       _MK_ENUM_CONST(68)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_FCPU_DVFS_DIV12_CPU_CLK                        _MK_ENUM_CONST(72)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_HDMI_PAD_PARTCTR_SLOWCLKINT                    _MK_ENUM_CONST(74)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLC2_PTO_DIV2                 _MK_ENUM_CONST(88)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLC2_PTO_OBS                  _MK_ENUM_CONST(89)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLC3_PTO_DIV2                 _MK_ENUM_CONST(90)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLC3_PTO_OBS                  _MK_ENUM_CONST(91)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLD2_PTO_DIV2                 _MK_ENUM_CONST(128)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLD2_PTO_OBS                  _MK_ENUM_CONST(129)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLD_PTO_DIV2                  _MK_ENUM_CONST(130)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLD_PTO_OBS                   _MK_ENUM_CONST(131)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_DISPLAYB_FUNC_AND_FTM_CLK                      _MK_ENUM_CONST(132)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_HDMI_FUNC_AND_FTM_CLK                  _MK_ENUM_CONST(133)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLU_PTO_OBS                   _MK_ENUM_CONST(134)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_PLLU_PTO_DIV2                  _MK_ENUM_CONST(135)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_UTMIP_PLL_PAD_PARTCTR_MACRO_OBS_VCOCLK                 _MK_ENUM_CONST(136)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_ANALOG_PAD_AND_PTO_SRC_SEL_HDMI_PAD_PARTCTR_SLOWCLKINT_LOW_JITTER                 _MK_ENUM_CONST(137)

#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_SHIFT                 _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_RANGE                 10:10
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_RANGE                  9:9
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_CNT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_RANGE                 3:0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0_PTO_REF_CLK_WIN_CFG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0                 _MK_ADDR_CONST(0x64)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x80ffffff)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x80ffffff)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_SHIFT                  _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_RANGE                  31:31
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_BUSY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_FIELD                       _MK_FIELD_CONST(0xffffff, CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_SHIFT)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_RANGE                       23:0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0_PTO_CLK_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Register CLK_RST_CONTROLLER_BOND_OUT_L_0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0                 _MK_ADDR_CONST(0x70)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_RESET_MASK                      _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_READ_MASK                       _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_WRITE_MASK                      _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_RANGE                   31:31
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CACHE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_RANGE                     30:30
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_SHIFT                      _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_RANGE                      29:29
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VCP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_RANGE                   28:28
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_HOST1X_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_SHIFT                    _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_RANGE                    27:27
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_SHIFT                    _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_RANGE                    26:26
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_DISP2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_RANGE                       24:24
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_3D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_RANGE                      23:23
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_ISP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_SHIFT                     _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_RANGE                     22:22
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_USBD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_SHIFT                       _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_RANGE                       21:21
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_RANGE                       20:20
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_VI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_SHIFT                      _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_RANGE                      19:19
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_EPP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_RANGE                     18:18
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_SHIFT                      _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_RANGE                      17:17
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_PWM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_RANGE                      16:16
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TWC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_RANGE                   15:15
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_RANGE                   14:14
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_SDMMC1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_RANGE                     12:12
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2C1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_SHIFT                     _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_RANGE                     11:11
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_I2S1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_RANGE                     8:8
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_GPIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_RANGE                    7:7
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_RANGE                    6:6
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_UARTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_RANGE                      5:5
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_TMR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_RANGE                      4:4
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_RTC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_RANGE                      0:0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_L_0_BOND_OUT_CPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_BOND_OUT_H_0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0                 _MK_ADDR_CONST(0x74)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_RESET_MASK                      _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_READ_MASK                       _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_WRITE_MASK                      _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_RANGE                     31:31
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_RANGE                     30:30
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_BSEA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_SHIFT                      _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_RANGE                      29:29
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_VDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_SHIFT                      _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_RANGE                      28:28
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_SHIFT                     _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_RANGE                     26:26
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_USB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_SHIFT                      _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_RANGE                      25:25
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_EMC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_SHIFT                 _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_RANGE                 24:24
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MIPI_CAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_RANGE                    23:23
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_UARTC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_SHIFT                     _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_RANGE                     22:22
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_RANGE                      20:20
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_CSI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_SHIFT                     _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_RANGE                     19:19
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_HDMI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_RANGE                      16:16
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_DSI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_RANGE                     15:15
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_I2C5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_RANGE                     14:14
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_SHIFT                      _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_RANGE                      13:13
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_XIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_RANGE                     12:12
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_RANGE                     9:9
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_SPI1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_RANGE                    8:8
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KFUSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_SHIFT                     _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_RANGE                     7:7
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_FUSE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_RANGE                      6:6
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_PMC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_RANGE                 5:5
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_STAT_MON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_RANGE                      4:4
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_KBC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_SHIFT                   _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_RANGE                   2:2
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_APBDMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_SHIFT                   _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_RANGE                   1:1
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_AHBDMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_RANGE                      0:0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_H_0_BOND_OUT_MEM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_BOND_OUT_U_0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0                 _MK_ADDR_CONST(0x78)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_RESET_MASK                      _MK_MASK_CONST(0x7dfafaea)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_READ_MASK                       _MK_MASK_CONST(0x7dfafaea)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_WRITE_MASK                      _MK_MASK_CONST(0x7dfafaea)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_RANGE                 30:30
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV1_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_RANGE                 29:29
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DEV2_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_RANGE                  28:28
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SUS_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_SHIFT                    _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_RANGE                    27:27
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_MSENC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_SHIFT                    _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_RANGE                    26:26
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CLK_M_DOUBLER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_RANGE                    24:24
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CRAM2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_RANGE                    23:23
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_RANGE                    22:22
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_SHIFT                    _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_RANGE                    21:21
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_SHIFT                    _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_RANGE                    20:20
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_IRAMA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_SHIFT                     _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_RANGE                     19:19
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TSEC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_SHIFT                 _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_RANGE                 17:17
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C_SLOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_SHIFT                      _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_RANGE                      15:15
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_DTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_SHIFT                        _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_RANGE                        14:14
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SOC_THERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_SHIFT                       _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_RANGE                       13:13
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_TRACECLKIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_RANGE                       12:12
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_LA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_RANGE                   11:11
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_AVPUCQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_SHIFT                    _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_RANGE                    9:9
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_CSITE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_RANGE                      7:7
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_OWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_SHIFT                     _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_RANGE                     6:6
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_PCIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_RANGE                   5:5
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_SDMMC3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_SHIFT                     _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_RANGE                     3:3
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_I2C3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_RANGE                    1:1
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_U_0_BOND_OUT_UARTD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 124 [0x7c]

// Register CLK_RST_CONTROLLER_PLLC_BASE_0
#define CLK_RST_CONTROLLER_PLLC_BASE_0                  _MK_ADDR_CONST(0x80)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLC_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x10c)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_RESET_MASK                       _MK_MASK_CONST(0x78f0ffff)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_READ_MASK                        _MK_MASK_CONST(0x78f0ffff)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0x70f0ffff)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_RANGE                 28:28
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_RANGE                  23:20
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_RANGE                  15:8
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_RANGE                  7:0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_DEFAULT                        _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_BASE_0_PLLC_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC_OUT_0
#define CLK_RST_CONTROLLER_PLLC_OUT_0                   _MK_ADDR_CONST(0x84)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PLLC_OUT_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PLLC_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xff03)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_READ_MASK                         _MK_MASK_CONST(0xff03)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xff03)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_RANGE                     15:8
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RATIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_RANGE                     1:1
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_CLKEN_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_RANGE                      0:0
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_INIT_ENUM                  RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_RESET_ENABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_OUT_0_PLLC_OUT1_RSTN_RESET_DISABLE                      _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_PLLC_MISC2_0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0                 _MK_ADDR_CONST(0x88)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffffffe)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_FIELD                  _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_RANGE                  29:28
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_FO                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_PTS_VCO                    _MK_ENUM_CONST(2)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_SHIFT                    _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_RANGE                    27:27
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_FSTLCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_RANGE                   26:26
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_CLAMP_NDIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_RANGE                   25:25
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_EN_DYNRAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_SHIFT                        _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_RANGE                        24:17
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_SHIFT                        _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_RANGE                        16:9
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_STEPB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_RANGE                     8:1
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_NDIV_NEW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_RANGE                 0:0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC2_0_PLLC_DYNRAMP_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC_MISC_0
#define CLK_RST_CONTROLLER_PLLC_MISC_0                  _MK_ADDR_CONST(0x8c)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLC_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x4000000)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0xfdffffff)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_SHIFT                  _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_RANGE                  31:31
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_INV_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_RANGE                  30:30
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_OUT1_DIV_BYP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_RANGE                   29:28
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KCP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_KVCO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_RANGE                  26:26
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_IDDQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_SHIFT                     _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_RANGE                     25:25
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_FREQ_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_RANGE                   24:24
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_FIELD                 _MK_FIELD_CONST(0xffffff, CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_RANGE                 23:0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_DEFAULT_MASK                  _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC_MISC_0_PLLC_SETUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLM_BASE_0
#define CLK_RST_CONTROLLER_PLLM_BASE_0                  _MK_ADDR_CONST(0x90)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLM_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x801)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xecf8ffff)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_READ_MASK                        _MK_MASK_CONST(0xecf8ffff)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xe0f8ffff)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_RANGE                     31:31
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_BYPASSPLL_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_SHIFT                     _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_RANGE                     26:26
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_FREQ_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_RANGE                  23:20
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_SHIFT                      _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_RANGE                      19:19
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_CLAMP_PX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_RANGE                  15:8
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_DEFAULT                        _MK_MASK_CONST(0x8)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_RANGE                  7:0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_BASE_0_PLLM_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLM_OUT_0
#define CLK_RST_CONTROLLER_PLLM_OUT_0                   _MK_ADDR_CONST(0x94)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PLLM_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_RESET_MASK                        _MK_MASK_CONST(0x3ff03)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_READ_MASK                         _MK_MASK_CONST(0x3ff03)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_RANGE                   17:17
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_INV_CLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_SHIFT                   _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_RANGE                   16:16
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_DIV_BYP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_RANGE                     15:8
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RATIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_RANGE                     1:1
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_CLKEN_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_RANGE                      0:0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_INIT_ENUM                  RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_RESET_ENABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_OUT_0_PLLM_OUT1_RSTN_RESET_DISABLE                      _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_PLLM_MISC1_0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0                 _MK_ADDR_CONST(0x98)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_RANGE                      30:30
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH135_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH90_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_SHIFT                       _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_RANGE                       28:28
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_PD_LSHIFT_PH45_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH135_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_RANGE                   26:26
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH90_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_RANGE                   25:25
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH45_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_RANGE                    24:24
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_CLAMP_PH0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_FIELD                        _MK_FIELD_CONST(0xffffff, CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_RANGE                        23:0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLM_MISC2_0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0                 _MK_ADDR_CONST(0x9c)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_RESET_MASK                      _MK_MASK_CONST(0xf7f)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_READ_MASK                       _MK_MASK_CONST(0xf7f)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_WRITE_MASK                      _MK_MASK_CONST(0xf7f)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_SHIFT                        _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_RANGE                        11:11
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_CLMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_RANGE                   10:10
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_FIELD                  _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_RANGE                  9:8
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_FO                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_RANGE                    6:6
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_FSTLCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_RANGE                 5:5
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_RANGE                    4:4
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PD_LCKDET_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_RANGE                        3:3
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_FIELD                  _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_RANGE                  2:1
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_RANGE                 0:0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLP_BASE_0
#define CLK_RST_CONTROLLER_PLLP_BASE_0                  _MK_ADDR_CONST(0xa0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLP_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x10c)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xf873ff1f)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_READ_MASK                        _MK_MASK_CONST(0xf873ff1f)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xf073ff1f)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_RANGE                        31:31
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BYPASS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_RANGE                  28:28
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_BASE_OVRRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_FIELD                  _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_RANGE                  22:20
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_FIELD                  _MK_FIELD_CONST(0x3ff, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_RANGE                  17:8
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_FIELD                  _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_RANGE                  4:0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_DEFAULT                        _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_BASE_0_PLLP_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLP_OUTA_0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0                  _MK_ADDR_CONST(0xa4)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_RESET_VAL                        _MK_MASK_CONST(0x20002)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_RESET_MASK                       _MK_MASK_CONST(0xff07ff07)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_READ_MASK                        _MK_MASK_CONST(0xff07ff07)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_WRITE_MASK                       _MK_MASK_CONST(0xff07ff07)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_RANGE                    31:24
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RATIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_SHIFT                  _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_RANGE                  18:18
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_OVRRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_RANGE                    17:17
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_CLKEN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_RANGE                     16:16
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_INIT_ENUM                 RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_RESET_ENABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT2_RSTN_RESET_DISABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_RANGE                    15:8
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RATIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_RANGE                  2:2
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_OVRRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_RANGE                    1:1
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_CLKEN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_RANGE                     0:0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_INIT_ENUM                 RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_RESET_ENABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTA_0_PLLP_OUT1_RSTN_RESET_DISABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_PLLP_OUTB_0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0                  _MK_ADDR_CONST(0xa8)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_RESET_VAL                        _MK_MASK_CONST(0x20002)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_RESET_MASK                       _MK_MASK_CONST(0xff07ff07)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_READ_MASK                        _MK_MASK_CONST(0xff07ff07)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_WRITE_MASK                       _MK_MASK_CONST(0xff07ff07)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_RANGE                    31:24
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RATIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_SHIFT                  _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_RANGE                  18:18
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_OVRRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_RANGE                    17:17
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_CLKEN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_RANGE                     16:16
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_INIT_ENUM                 RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_RESET_ENABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT4_RSTN_RESET_DISABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_RANGE                    15:8
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RATIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_RANGE                  2:2
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_OVRRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_RANGE                    1:1
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_CLKEN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_RANGE                     0:0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_INIT_ENUM                 RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_RESET_ENABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_OUTB_0_PLLP_OUT3_RSTN_RESET_DISABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_PLLP_MISC_0
#define CLK_RST_CONTROLLER_PLLP_MISC_0                  _MK_ADDR_CONST(0xac)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLP_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x40100)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_RESET_MASK                       _MK_MASK_CONST(0xfff7ffff)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_READ_MASK                        _MK_MASK_CONST(0xfff7ffff)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0xfff7ffff)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_SHIFT                  _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_RANGE                  31:31
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_INV_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_RANGE                  30:30
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_INV_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_SHIFT                  _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_RANGE                  29:29
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_INV_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_RANGE                  28:28
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_INV_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT4_DIV_BYP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_RANGE                  26:26
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT3_DIV_BYP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_SHIFT                  _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_RANGE                  25:25
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT2_DIV_BYP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_SHIFT                  _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_RANGE                  24:24
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_OUT1_DIV_BYP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_RANGE                   23:22
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_PTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_SHIFT                    _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_RANGE                    21:21
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CLKEN_FVCO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_SHIFT                 _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_RANGE                 20:20
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_DCCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_RANGE                   18:18
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_FIELD                      _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_RANGE                      17:12
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LOCK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_RANGE                 11:8
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_CPCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_RANGE                 7:4
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_LFCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_RANGE                        3:0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_MISC_0_PLLP_VCOCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLA_BASE_0
#define CLK_RST_CONTROLLER_PLLA_BASE_0                  _MK_ADDR_CONST(0xb0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLA_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x105)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xe873ff1f)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_READ_MASK                        _MK_MASK_CONST(0xe873ff1f)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xe073ff1f)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_RANGE                        31:31
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_BYPASS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_FIELD                  _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_RANGE                  22:20
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_FIELD                  _MK_FIELD_CONST(0x3ff, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_RANGE                  17:8
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_FIELD                  _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_RANGE                  4:0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_DEFAULT                        _MK_MASK_CONST(0x5)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_BASE_0_PLLA_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLA_OUT_0
#define CLK_RST_CONTROLLER_PLLA_OUT_0                   _MK_ADDR_CONST(0xb4)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PLLA_OUT_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PLLA_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xff03)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_READ_MASK                         _MK_MASK_CONST(0xff03)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xff03)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_RANGE                     15:8
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RATIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_RANGE                     1:1
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_CLKEN_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_RANGE                      0:0
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_INIT_ENUM                  RESET_ENABLE
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_RESET_ENABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_OUT_0_PLLA_OUT0_RSTN_RESET_DISABLE                      _MK_ENUM_CONST(1)


// Reserved address 184 [0xb8]

// Register CLK_RST_CONTROLLER_PLLA_MISC_0
#define CLK_RST_CONTROLLER_PLLA_MISC_0                  _MK_ADDR_CONST(0xbc)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLA_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_RESET_MASK                       _MK_MASK_CONST(0xc0f7ffff)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_READ_MASK                        _MK_MASK_CONST(0xc0f7ffff)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0xc0f7ffff)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_SHIFT                  _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_RANGE                  31:31
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_INV_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_RANGE                  30:30
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_OUT0_DIV_BYP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_RANGE                   23:22
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_PTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_SHIFT                    _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_RANGE                    21:21
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CLKEN_FVCO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_SHIFT                 _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_RANGE                 20:20
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_DCCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_RANGE                   18:18
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_FIELD                      _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_RANGE                      17:12
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LOCK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_RANGE                 11:8
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_CPCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_RANGE                 7:4
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_LFCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_RANGE                        3:0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLA_MISC_0_PLLA_VCOCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLU_BASE_0
#define CLK_RST_CONTROLLER_PLLU_BASE_0                  _MK_ADDR_CONST(0xc0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLU_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x100010c)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xebf3ff1f)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_READ_MASK                        _MK_MASK_CONST(0xebf3ff1f)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xe3f3ff1f)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_RANGE                        31:31
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_BYPASS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_SHIFT                 _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_RANGE                 25:25
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_48M_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_RANGE                      24:24
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_SHIFT                       _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_RANGE                       23:23
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_ICUSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_SHIFT                        _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_RANGE                        22:22
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_HSIC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_SHIFT                 _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_RANGE                 21:21
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_CLKENABLE_USB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_RANGE                      20:20
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_VCO_FREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_FIELD                  _MK_FIELD_CONST(0x3ff, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_RANGE                  17:8
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_FIELD                  _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_RANGE                  4:0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_DEFAULT                        _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_BASE_0_PLLU_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 196 [0xc4]

// Reserved address 200 [0xc8]

// Register CLK_RST_CONTROLLER_PLLU_MISC_0
#define CLK_RST_CONTROLLER_PLLU_MISC_0                  _MK_ADDR_CONST(0xcc)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLU_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x407100)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_RESET_MASK                       _MK_MASK_CONST(0x3843ffff)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_READ_MASK                        _MK_MASK_CONST(0x3843ffff)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0x3843ffff)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_RANGE                   29:27
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_PTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_RANGE                   22:22
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_FIELD                      _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_RANGE                      17:12
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_DEFAULT                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LOCK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_RANGE                 11:8
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_CPCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_RANGE                 7:4
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_LFCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_RANGE                        3:0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLU_MISC_0_PLLU_VCOCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLD_BASE_0
#define CLK_RST_CONTROLLER_PLLD_BASE_0                  _MK_ADDR_CONST(0xd0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLD_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x10c)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xee73ff1f)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_READ_MASK                        _MK_MASK_CONST(0xee73ff1f)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xe673ff1f)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_RANGE                        31:31
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_BYPASS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_SHIFT                 _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_RANGE                 26:26
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_CLKENABLE_CSI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_RANGE                       25:25
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_INIT_ENUM                   PLL_D
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_PLL_D                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_DSIA_CLK_SRC_PLL_D2                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_FIELD                  _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_RANGE                  22:20
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_FIELD                  _MK_FIELD_CONST(0x3ff, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_RANGE                  17:8
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_FIELD                  _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_RANGE                  4:0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_DEFAULT                        _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_BASE_0_PLLD_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 212 [0xd4]

// Reserved address 216 [0xd8]

// Register CLK_RST_CONTROLLER_PLLD_MISC_0
#define CLK_RST_CONTROLLER_PLLD_MISC_0                  _MK_ADDR_CONST(0xdc)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLD_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_SHIFT                       _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_RANGE                       31:31
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_FO_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_RANGE                     30:30
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CLKENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_RANGE                   29:27
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_PTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_RANGE                       26:24
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOADADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_SHIFT                       _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_RANGE                       23:23
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DIV_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_RANGE                   22:22
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_FIELD                      _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_RANGE                      21:16
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LOCK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_SHIFT                 _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_RANGE                 15:12
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_DCCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_RANGE                 11:8
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_CPCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_RANGE                 7:4
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_LFCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_RANGE                        3:0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD_MISC_0_PLLD_VCOCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLX_BASE_0
#define CLK_RST_CONTROLLER_PLLX_BASE_0                  _MK_ADDR_CONST(0xe0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLX_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x10c)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xe8f0ffff)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_READ_MASK                        _MK_MASK_CONST(0xe8f0ffff)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xe0f0ffff)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_RANGE                        31:31
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_BYPASS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_RANGE                  23:20
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_RANGE                  15:8
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_FIELD                  _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_RANGE                  7:0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_DEFAULT                        _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_BASE_0_PLLX_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLX_MISC_0
#define CLK_RST_CONTROLLER_PLLX_MISC_0                  _MK_ADDR_CONST(0xe4)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLX_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_RESET_MASK                       _MK_MASK_CONST(0x30c40000)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_READ_MASK                        _MK_MASK_CONST(0x30c40000)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0x30c40000)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_RANGE                 29:29
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_LP_DISABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_RANGE                  28:28
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_FO_G_DISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_RANGE                   23:22
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_FO                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_PTS_VCO                     _MK_ENUM_CONST(2)

#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_RANGE                   18:18
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_MISC_0_PLLX_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 232 [0xe8]

// Reserved address 236 [0xec]

// Register CLK_RST_CONTROLLER_PLLS_BASE_0
#define CLK_RST_CONTROLLER_PLLS_BASE_0                  _MK_ADDR_CONST(0xf0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLS_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_RESET_MASK                       _MK_MASK_CONST(0xe873ff0f)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_READ_MASK                        _MK_MASK_CONST(0xe873ff0f)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0xe073ff0f)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_SHIFT                        _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_RANGE                        31:31
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_BYPASS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_RANGE                        30:30
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_RANGE                       29:29
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_INIT_ENUM                   REF_ENABLE
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_REF_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_REF_DIS_REF_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_RANGE                  27:27
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_FIELD                  _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_RANGE                  22:20
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_FIELD                  _MK_FIELD_CONST(0x3ff, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_RANGE                  17:8
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_RANGE                  3:0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_BASE_0_PLLS_DIVM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLS_MISC_0
#define CLK_RST_CONTROLLER_PLLS_MISC_0                  _MK_ADDR_CONST(0xf4)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_PLLS_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_RESET_MASK                       _MK_MASK_CONST(0xc7ffff)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_READ_MASK                        _MK_MASK_CONST(0xc7ffff)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0xc7ffff)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_RANGE                   23:22
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_PTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_RANGE                   18:18
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_FIELD                      _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_RANGE                      17:12
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LOCK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_RANGE                 11:8
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_CPCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_RANGE                 7:4
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_LFCON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_RANGE                        3:0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLS_MISC_0_PLLS_VCOCON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0                 _MK_ADDR_CONST(0xf8)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_RESET_MASK                      _MK_MASK_CONST(0x7ffff7fe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_READ_MASK                       _MK_MASK_CONST(0x7ffff7fe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_WRITE_MASK                      _MK_MASK_CONST(0x7ffff7fe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_RANGE                   30:30
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_PPCS_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_RANGE                   29:29
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEA_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_RANGE                   28:28
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_BSEV_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_RANGE                    27:27
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VDE_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_RANGE                        26:26
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_VPECLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_RANGE                        25:25
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_TEXCLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_RANGE                      24:24
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_SETUPCLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_RANGE                      23:23
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_QRASTCLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_RANGE                       22:22
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_PSEQCLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_RANGE                        21:21
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_IDXCLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_RANGE                        20:20
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_FDCCLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_RANGE                        19:19
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_DWRCLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_RANGE                       18:18
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_CLIPCLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_RANGE                     17:17
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ATRASTCLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_RANGE                        16:16
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR3D_ALUCLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_RANGE                     15:15
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_VI_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_RANGE                    14:14
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPE_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_RANGE                 13:13
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MPCORE_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_RANGE                     12:12
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_MC_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_RANGE                 10:10
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RIF_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_RANGE                        9:9
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_RDMA_CLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_RANGE                   8:8
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_INTFC_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_RANGE                     7:7
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_RANGE                        6:6
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_HC_CDMA_CLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_RANGE                   5:5
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_GR2D_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_RANGE                    4:4
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EPP_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_RANGE                    3:3
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_EMC_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_RANGE                    2:2
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DCB_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_RANGE                     1:1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0_DC_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0                 _MK_ADDR_CONST(0xfc)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_RESET_MASK                      _MK_MASK_CONST(0xd800effe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_READ_MASK                       _MK_MASK_CONST(0xd800effe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_WRITE_MASK                      _MK_MASK_CONST(0xd800effe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_RANGE                      31:31
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_GR3D_TEXL2CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_RANGE                     30:30
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_SE_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_RANGE                    28:28
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AFI_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_RANGE                       27:27
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPCORELP_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_RANGE                    15:15
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VCI_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_RANGE                     14:14
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_VS_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_RANGE                   13:13
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB1_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_RANGE                   11:11
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_AVPC_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_RANGE                   10:10
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_USB2_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_RANGE                       9:9
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEC_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_RANGE                       8:8
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEB_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_RANGE                       7:7
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_REGS_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_RANGE                       6:6
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MPEA_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_RANGE                       5:5
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_PMEM_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_RANGE                 4:4
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_IB_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_RANGE                      3:3
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_MEMRD_CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_RANGE                 2:2
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_MPE_RC_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_RANGE                    1:1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0_CSI_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0                    _MK_ADDR_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_RESET_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_READ_MASK                  _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_WRITE_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_SYNC_CLK                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0_I2S1_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0                    _MK_ADDR_CONST(0x104)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_RESET_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_READ_MASK                  _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_WRITE_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_SYNC_CLK                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0_I2S2_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 264 [0x108]

// Reserved address 268 [0x10c]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0                     _MK_ADDR_CONST(0x110)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_RESET_VAL                   _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_RESET_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_READ_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_WRITE_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_CLK_S                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_SRC_CLK_M                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0_PWM_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 276 [0x114]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0                    _MK_ADDR_CONST(0x118)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_RESET_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_READ_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_WRITE_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0_SPI2_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0                    _MK_ADDR_CONST(0x11c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_RESET_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_READ_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_WRITE_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0_SPI3_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 288 [0x120]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0                    _MK_ADDR_CONST(0x124)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_RANGE                     15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0_I2C1_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0                    _MK_ADDR_CONST(0x128)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_RANGE                     15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0_I2C5_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 300 [0x12c]

// Reserved address 304 [0x130]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0                    _MK_ADDR_CONST(0x134)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_RESET_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_READ_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_WRITE_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0_SPI1_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0                   _MK_ADDR_CONST(0x138)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_RESET_VAL                         _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_RESET_MASK                        _MK_MASK_CONST(0xe0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_READ_MASK                         _MK_MASK_CONST(0xe0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_WRITE_MASK                        _MK_MASK_CONST(0xe0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_PLLD_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0_DISP1_CLK_SRC_PLLD2_OUT0                  _MK_ENUM_CONST(5)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0                   _MK_ADDR_CONST(0x13c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_RESET_VAL                         _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_RESET_MASK                        _MK_MASK_CONST(0xe0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_READ_MASK                         _MK_MASK_CONST(0xe0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_WRITE_MASK                        _MK_MASK_CONST(0xe0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_PLLD_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0_DISP2_CLK_SRC_PLLD2_OUT0                  _MK_ENUM_CONST(5)


// Reserved address 320 [0x140]

// Reserved address 324 [0x144]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_VI_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0                      _MK_ADDR_CONST(0x148)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_RESET_MASK                   _MK_MASK_CONST(0xe30000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_READ_MASK                    _MK_MASK_CONST(0xe30000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_WRITE_MASK                   _MK_MASK_CONST(0xe30000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_INIT_ENUM                 PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SRC_PLLA_OUT0                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_SHIFT                  _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_RANGE                  25:25
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_PD2VI_CLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_RANGE                     24:24
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_INIT_ENUM                 INTERNAL
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_INTERNAL                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_SEL_EXTERNAL                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_0_VI_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 332 [0x14c]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0                  _MK_ADDR_CONST(0x150)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_RESET_VAL                        _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_RESET_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_READ_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_WRITE_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0_SDMMC1_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 340 [0x154]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0                     _MK_ADDR_CONST(0x158)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_RESET_MASK                  _MK_MASK_CONST(0xe400ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_READ_MASK                   _MK_MASK_CONST(0xe400ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_WRITE_MASK                  _MK_MASK_CONST(0xe400ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_INIT_ENUM                       PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_SRC_PLLA_OUT0                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_SHIFT                        _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_RANGE                        26:26
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_INVERT_DCD_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_FIELD                      _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_RANGE                      15:8
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_IDLE_DIVISOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0_G3D_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0                     _MK_ADDR_CONST(0x15c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_RESET_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_READ_MASK                   _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_WRITE_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_INIT_ENUM                       PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_SRC_PLLA_OUT0                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_FIELD                      _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_RANGE                      15:8
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_IDLE_DIVISOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0_G2D_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 352 [0x160]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0                  _MK_ADDR_CONST(0x164)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_RESET_VAL                        _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_RESET_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_READ_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_WRITE_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0_SDMMC4_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 360 [0x168]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0                     _MK_ADDR_CONST(0x16c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_RESET_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_READ_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_WRITE_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_INIT_ENUM                       PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_SRC_PLLA_OUT0                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0_EPP_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0                     _MK_ADDR_CONST(0x170)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_RESET_MASK                  _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_READ_MASK                   _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_WRITE_MASK                  _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_RANGE                   31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_INIT_ENUM                       PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_SRC_PLLA_OUT0                       _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0_MPE_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 372 [0x174]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0                   _MK_ADDR_CONST(0x178)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_RESET_VAL                         _MK_MASK_CONST(0xc0000002)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_RESET_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_READ_MASK                         _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_WRITE_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_RANGE                       24:24
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_DIV_ENB_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_RANGE                   15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0_UARTA_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0                   _MK_ADDR_CONST(0x17c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_RESET_VAL                         _MK_MASK_CONST(0xc0000002)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_RESET_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_READ_MASK                         _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_WRITE_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_RANGE                       24:24
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_DIV_ENB_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_RANGE                   15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0_UARTB_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0                  _MK_ADDR_CONST(0x180)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_RESET_MASK                       _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_READ_MASK                        _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_WRITE_MASK                       _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_INIT_ENUM                 PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_SRC_PLLA_OUT0                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_RANGE                        15:8
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_IDLE_DIVISOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0_HOST1X_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 388 [0x184]

// Reserved address 392 [0x188]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0                    _MK_ADDR_CONST(0x18c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_RESET_VAL                  _MK_MASK_CONST(0xa0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_RESET_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_READ_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_WRITE_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_INIT_ENUM                     PLLD2_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_SRC_PLLD2_OUT0                    _MK_ENUM_CONST(5)

#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0_HDMI_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 400 [0x190]

// Reserved address 404 [0x194]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0                    _MK_ADDR_CONST(0x198)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_RANGE                     15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0_I2C2_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0                     _MK_ADDR_CONST(0x19c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_RESET_VAL                   _MK_MASK_CONST(0x60000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_RESET_MASK                  _MK_MASK_CONST(0xec0100ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_READ_MASK                   _MK_MASK_CONST(0xec0100ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_WRITE_MASK                  _MK_MASK_CONST(0xec0100ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_FIELD                        _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_RANGE                        31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_DEFAULT                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_INIT_ENUM                    CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLM_OUT0                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLC_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLP_OUT0                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_CLK_M                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLM_UD                      _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLC2_OUT0                   _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLC3_OUT0                   _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_PLLC_UD                      _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_RANGE                      27:27
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_SHIFT                        _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_RANGE                        26:26
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_RANGE                      16:16
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_RANGE                    7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0                   _MK_ADDR_CONST(0x1a0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_RESET_VAL                         _MK_MASK_CONST(0xc0000002)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_RESET_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_READ_MASK                         _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_WRITE_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_RANGE                       24:24
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_DIV_ENB_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_RANGE                   15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0_UARTC_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 420 [0x1a4]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0                       _MK_ADDR_CONST(0x1a8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_RESET_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_READ_MASK                     _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_WRITE_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_INIT_ENUM                   PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0_VI_SENSOR_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 428 [0x1ac]

// Reserved address 432 [0x1b0]

// Reserved address 436 [0x1b4]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0                    _MK_ADDR_CONST(0x1b8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_RANGE                     15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0_I2C3_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0                  _MK_ADDR_CONST(0x1bc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_RESET_VAL                        _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_RESET_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_READ_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_WRITE_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0_SDMMC3_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0                   _MK_ADDR_CONST(0x1c0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_RESET_VAL                         _MK_MASK_CONST(0xc0000002)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_RESET_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_READ_MASK                         _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_WRITE_MASK                        _MK_MASK_CONST(0xe100ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_RANGE                       24:24
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_DIV_ENB_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_RANGE                   15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0_UARTD_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 452 [0x1c4]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0                     _MK_ADDR_CONST(0x1c8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_RESET_VAL                   _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_RESET_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_READ_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_WRITE_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_SRC_CLK_M                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0_VDE_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0                     _MK_ADDR_CONST(0x1cc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_RESET_VAL                   _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_RESET_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_READ_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_WRITE_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_SRC_CLK_M                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0_OWR_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 464 [0x1d0]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0                   _MK_ADDR_CONST(0x1d4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_RESET_VAL                         _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_RESET_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_READ_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_WRITE_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0_CSITE_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0                    _MK_ADDR_CONST(0x1d8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_RESET_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_READ_MASK                  _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_WRITE_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_SYNC_CLK                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0_I2S0_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0                     _MK_ADDR_CONST(0x1dc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_RESET_MASK                  _MK_MASK_CONST(0x2000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_READ_MASK                   _MK_MASK_CONST(0x2000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_WRITE_MASK                  _MK_MASK_CONST(0x2000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_RANGE                   25:25
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0_DTV_INV_CLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 480 [0x1e0]

// Reserved address 484 [0x1e4]

// Reserved address 488 [0x1e8]

// Reserved address 492 [0x1ec]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0                   _MK_ADDR_CONST(0x1f0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_RESET_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_READ_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_WRITE_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_INIT_ENUM                   PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0_MSENC_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0                    _MK_ADDR_CONST(0x1f4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_RESET_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_READ_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_WRITE_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_INIT_ENUM                     PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0_TSEC_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_LA_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0                      _MK_ADDR_CONST(0x1f8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_RESET_VAL                    _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_RESET_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_READ_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_WRITE_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_LA_0_LA_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0                     _MK_ADDR_CONST(0x1fc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_RESET_MASK                  _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_READ_MASK                   _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_WRITE_MASK                  _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_RANGE                   28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_INIT_ENUM                       EXT_OSC
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_EXT_OSC                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0_OSC_CLK_SRC_INT_PLLS_OUT                    _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_LOCK_BOND_OUT_0
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0                      _MK_ADDR_CONST(0x200)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_SHIFT)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_RANGE                      0:0
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LOCK_BOND_OUT_0_LOCK_BOND_OUT_REG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 516 [0x204]

// Reserved address 520 [0x208]

// Reserved address 524 [0x20c]

// Reserved address 528 [0x210]

// Reserved address 532 [0x214]

// Reserved address 536 [0x218]

// Reserved address 540 [0x21c]

// Reserved address 544 [0x220]

// Reserved address 548 [0x224]

// Reserved address 552 [0x228]

// Reserved address 556 [0x22c]

// Reserved address 560 [0x230]

// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Reserved address 572 [0x23c]

// Reserved address 576 [0x240]

// Reserved address 580 [0x244]

// Reserved address 584 [0x248]

// Reserved address 588 [0x24c]

// Reserved address 592 [0x250]

// Reserved address 596 [0x254]

// Reserved address 600 [0x258]

// Reserved address 604 [0x25c]

// Reserved address 608 [0x260]

// Reserved address 612 [0x264]

// Reserved address 616 [0x268]

// Reserved address 620 [0x26c]

// Reserved address 624 [0x270]

// Reserved address 628 [0x274]

// Reserved address 632 [0x278]

// Reserved address 636 [0x27c]

// Register CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0                      _MK_ADDR_CONST(0x280)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_RESET_VAL                    _MK_MASK_CONST(0x9780)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_RESET_MASK                   _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_READ_MASK                    _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_RANGE                       17:17
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CLK72MHZ_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_RANGE                     16:16
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_HDMI_AUDIO_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_SHIFT                       _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_RANGE                       15:15
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_PLLP_BBC_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_SHIFT                        _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_RANGE                        14:14
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_EMC_DLL_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_RANGE                        13:13
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MIPIBIF_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_SHIFT                  _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_RANGE                  12:12
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VGPIO_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_RANGE                       11:11
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_VIM2_CLK_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_SHIFT                 _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_RANGE                 10:10
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_BBC_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_SHIFT                 _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_RANGE                 9:9
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CPU_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_RANGE                        8:8
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CBPA_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_SHIFT                        _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_RANGE                        7:7
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_MC_CAPA_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_RANGE                   6:6
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_I2C6_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_RANGE                      5:5
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_RANGE                       4:4
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_CAM_MCLK_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_RANGE                      3:3
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_ISP_SAPOR_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_RANGE                  2:2
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC1_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_RANGE                  1:1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_DMIC0_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_RANGE                  0:0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0_CLK_ENB_SPARE_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_X_SET_0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0                      _MK_ADDR_CONST(0x284)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_RESET_VAL                    _MK_MASK_CONST(0x9780)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_RESET_MASK                   _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_READ_MASK                    _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_RANGE                   17:17
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CLK72MHZ_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_SHIFT                 _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_RANGE                 16:16
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_HDMI_AUDIO_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_RANGE                   15:15
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_PLLP_BBC_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_RANGE                    14:14
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_EMC_DLL_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_RANGE                    13:13
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MIPIBIF_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_RANGE                      12:12
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VGPIO_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_RANGE                   11:11
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_VIM2_CLK_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_SHIFT                     _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_RANGE                     10:10
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_BBC_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_RANGE                     9:9
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CPU_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_RANGE                    8:8
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CBPA_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_RANGE                    7:7
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_MC_CAPA_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_RANGE                       6:6
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_I2C6_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_SHIFT                  _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_RANGE                  5:5
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK2_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_SHIFT                   _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_RANGE                   4:4
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_CAM_MCLK_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_SHIFT                  _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_RANGE                  3:3
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_ISP_SAPOR_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_RANGE                      2:2
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_RANGE                      1:1
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_DMIC0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_RANGE                      0:0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_SET_0_SET_CLK_ENB_SPARE_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0                      _MK_ADDR_CONST(0x288)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x9780)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_RESET_MASK                   _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_READ_MASK                    _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_RANGE                   17:17
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CLK72MHZ_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_SHIFT                 _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_RANGE                 16:16
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_HDMI_AUDIO_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_RANGE                   15:15
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_PLLP_BBC_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_RANGE                    14:14
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_EMC_DLL_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_RANGE                    13:13
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MIPIBIF_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_RANGE                      12:12
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VGPIO_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_RANGE                   11:11
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_VIM2_CLK_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_SHIFT                     _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_RANGE                     10:10
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_BBC_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_RANGE                     9:9
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CPU_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_RANGE                    8:8
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CBPA_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_RANGE                    7:7
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_MC_CAPA_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_RANGE                       6:6
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_I2C6_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_SHIFT                  _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_RANGE                  5:5
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK2_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_SHIFT                   _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_RANGE                   4:4
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_CAM_MCLK_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_SHIFT                  _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_RANGE                  3:3
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_ISP_SAPOR_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_RANGE                      2:2
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_RANGE                      1:1
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_DMIC0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_RANGE                      0:0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0_CLR_CLK_ENB_SPARE_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEVICES_X_0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0                      _MK_ADDR_CONST(0x28c)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_RESET_VAL                    _MK_MASK_CONST(0x2047)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_RESET_MASK                   _MK_MASK_CONST(0x3047)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_READ_MASK                    _MK_MASK_CONST(0x3047)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_WRITE_MASK                   _MK_MASK_CONST(0x2047)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_RANGE                        13:13
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_MIPIBIF_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_SHIFT                  _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_RANGE                  12:12
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_VGPIO_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_I2C6_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_RANGE                  2:2
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC1_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_DMIC0_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_RANGE                  0:0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_X_0_SWR_SPARE_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_X_SET_0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0                      _MK_ADDR_CONST(0x290)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_RESET_VAL                    _MK_MASK_CONST(0x2047)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_RESET_MASK                   _MK_MASK_CONST(0x3047)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_READ_MASK                    _MK_MASK_CONST(0x3047)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_WRITE_MASK                   _MK_MASK_CONST(0x2047)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_RANGE                        13:13
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_MIPIBIF_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_SHIFT                  _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_RANGE                  12:12
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_VGPIO_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_I2C6_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_RANGE                  2:2
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC1_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_DMIC0_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_RANGE                  0:0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_SET_0_SET_SPARE_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_X_CLR_0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0                      _MK_ADDR_CONST(0x294)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x2047)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_RESET_MASK                   _MK_MASK_CONST(0x3047)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_READ_MASK                    _MK_MASK_CONST(0x3047)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0x2047)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_RANGE                        13:13
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_MIPIBIF_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_SHIFT                  _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_RANGE                  12:12
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_VGPIO_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_I2C6_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_RANGE                  2:2
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC1_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_DMIC0_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_RANGE                  0:0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_X_CLR_0_CLR_SPARE_RST_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 664 [0x298]

// Reserved address 668 [0x29c]

// Reserved address 672 [0x2a0]

// Reserved address 676 [0x2a4]

// Reserved address 680 [0x2a8]

// Reserved address 684 [0x2ac]

// Reserved address 688 [0x2b0]

// Reserved address 692 [0x2b4]

// Reserved address 696 [0x2b8]

// Reserved address 700 [0x2bc]

// Reserved address 704 [0x2c0]

// Reserved address 708 [0x2c4]

// Reserved address 712 [0x2c8]

// Reserved address 716 [0x2cc]

// Reserved address 720 [0x2d0]

// Reserved address 724 [0x2d4]

// Reserved address 728 [0x2d8]

// Reserved address 732 [0x2dc]

// Reserved address 736 [0x2e0]

// Reserved address 740 [0x2e4]

// Reserved address 744 [0x2e8]

// Reserved address 748 [0x2ec]

// Reserved address 752 [0x2f0]

// Register CLK_RST_CONTROLLER_DFLL_BASE_0
#define CLK_RST_CONTROLLER_DFLL_BASE_0                  _MK_ADDR_CONST(0x2f4)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_DFLL_BASE_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_DFLL_BASE_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_SHIFT)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_RANGE                    0:0
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_DFLL_BASE_0_DVFS_DFLL_RESET_ENABLE                   _MK_ENUM_CONST(1)


// Reserved address 760 [0x2f8]

// Reserved address 764 [0x2fc]

// Register CLK_RST_CONTROLLER_RST_DEV_L_SET_0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0                      _MK_ADDR_CONST(0x300)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_RESET_VAL                    _MK_MASK_CONST(0x7dffd8c0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_RESET_MASK                   _MK_MASK_CONST(0xfdffd9e7)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_READ_MASK                    _MK_MASK_CONST(0xfdffd9e7)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xfdffd8c6)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_SHIFT                 _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_RANGE                 31:31
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CACHE2_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_RANGE                   30:30
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VCP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_RANGE                 28:28
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_HOST1X_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_RANGE                  27:27
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP1_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_RANGE                  26:26
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_DISP2_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_RANGE                     24:24
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_3D_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_RANGE                    23:23
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_ISP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_RANGE                   22:22
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_USBD_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_RANGE                     21:21
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_2D_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_RANGE                     20:20
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_VI_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_RANGE                    19:19
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_EPP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_RANGE                   18:18
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_RANGE                    17:17
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_PWM_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TWC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_SHIFT                 _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_RANGE                 15:15
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC4_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_SHIFT                 _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_RANGE                 14:14
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_SDMMC1_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2C1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_RANGE                   11:11
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_I2S1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_RANGE                   8:8
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_GPIO_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_SHIFT                  _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_RANGE                  7:7
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTB_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_SHIFT                  _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_RANGE                  6:6
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_UARTA_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_RANGE                    5:5
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TMR_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_RANGE                       2:2
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_TRIG_SYS_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_RANGE                    1:1
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_COP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_SET_0_SET_CPU_RST_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_L_CLR_0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0                      _MK_ADDR_CONST(0x304)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x7dffd8c0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xfdffd9e3)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_READ_MASK                    _MK_MASK_CONST(0xfdffd9e3)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xfdffd8c2)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_SHIFT                 _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_RANGE                 31:31
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CACHE2_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_RANGE                   30:30
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VCP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_RANGE                 28:28
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_HOST1X_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_RANGE                  27:27
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP1_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_RANGE                  26:26
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_DISP2_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_RANGE                     24:24
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_3D_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_RANGE                    23:23
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_ISP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_RANGE                   22:22
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_USBD_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_RANGE                     21:21
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_2D_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_RANGE                     20:20
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_VI_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_RANGE                    19:19
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_EPP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_RANGE                   18:18
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_RANGE                    17:17
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_PWM_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TWC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_SHIFT                 _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_RANGE                 15:15
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC4_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_SHIFT                 _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_RANGE                 14:14
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_SDMMC1_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2C1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_RANGE                   11:11
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_I2S1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_RANGE                   8:8
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_GPIO_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_SHIFT                  _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_RANGE                  7:7
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTB_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_SHIFT                  _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_RANGE                  6:6
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_UARTA_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_RANGE                    5:5
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_TMR_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_RANGE                    1:1
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_COP_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_L_CLR_0_CLR_CPU_RST_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_H_SET_0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0                      _MK_ADDR_CONST(0x308)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_RESET_VAL                    _MK_MASK_CONST(0xf7d9f326)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_RESET_MASK                   _MK_MASK_CONST(0xf7d9f3a7)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_READ_MASK                    _MK_MASK_CONST(0xf7d9f3a7)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xf7d9f3a6)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_RANGE                   31:31
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEV_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_RANGE                   30:30
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_BSEA_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_VDE_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_RANGE                    28:28
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MPE_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_RANGE                   26:26
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_USB2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_RANGE                    25:25
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_EMC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_RANGE                       24:24
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MIPI_CAL_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_RANGE                  23:23
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_UARTC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_RANGE                   22:22
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_SHIFT                    _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_RANGE                    20:20
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_CSI_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_HDMI_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_DSI_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_RANGE                   15:15
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_I2C5_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_RANGE                   14:14
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_RANGE                    13:13
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_XIO_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_RANGE                   9:9
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_SPI1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_RANGE                  8:8
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_KFUSE_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_RANGE                   7:7
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_FUSE_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_RANGE                       5:5
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_STAT_MON_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_RANGE                 2:2
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_APBDMA_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_RANGE                 1:1
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_AHBDMA_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_SET_0_SET_MEM_RST_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_H_CLR_0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0                      _MK_ADDR_CONST(0x30c)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_RESET_VAL                    _MK_MASK_CONST(0xf7d9f326)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xf7d9f3a7)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_READ_MASK                    _MK_MASK_CONST(0xf7d9f3a7)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xf7d9f3a6)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_RANGE                   31:31
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEV_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_RANGE                   30:30
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_BSEA_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_VDE_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_RANGE                    28:28
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MPE_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_RANGE                   26:26
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_USB2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_RANGE                    25:25
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_EMC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_RANGE                       24:24
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MIPI_CAL_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_RANGE                  23:23
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_UARTC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_SHIFT                   _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_RANGE                   22:22
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_SHIFT                    _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_RANGE                    20:20
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_CSI_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_HDMI_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_DSI_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_RANGE                   15:15
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_I2C5_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_RANGE                   14:14
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_RANGE                    13:13
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_XIO_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_RANGE                   9:9
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_SPI1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_RANGE                  8:8
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_KFUSE_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_RANGE                   7:7
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_FUSE_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_RANGE                       5:5
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_STAT_MON_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_RANGE                 2:2
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_APBDMA_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_RANGE                 1:1
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_AHBDMA_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_H_CLR_0_CLR_MEM_RST_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_U_SET_0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0                      _MK_ADDR_CONST(0x310)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_RESET_VAL                    _MK_MASK_CONST(0x88ad4ea)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_RESET_MASK                   _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_READ_MASK                    _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_WRITE_MASK                   _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_RANGE                  27:27
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_MSENC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_RANGE                 23:23
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_EMUCIF_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TSEC_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_RANGE                       17:17
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C_SLOW_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_RANGE                    15:15
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_DTV_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_RANGE                      14:14
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SOC_THERM_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_TRACECLKIN_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_RANGE                     12:12
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_LA_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_RANGE                 11:11
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_AVPUCQ_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_RANGE                       10:10
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIEXCLK_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_RANGE                  9:9
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_CSITE_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_RANGE                    7:7
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_OWR_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_PCIE_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_RANGE                 5:5
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_SDMMC3_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_RANGE                   3:3
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_I2C3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_SET_0_SET_UARTD_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_U_CLR_0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0                      _MK_ADDR_CONST(0x314)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x88ad4ea)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_RESET_MASK                   _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_READ_MASK                    _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0x88afeea)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_SHIFT                  _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_RANGE                  27:27
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_MSENC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_RANGE                 23:23
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_EMUCIF_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TSEC_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_RANGE                       17:17
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C_SLOW_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_RANGE                    15:15
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_DTV_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_RANGE                      14:14
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SOC_THERM_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_TRACECLKIN_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_RANGE                     12:12
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_LA_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_RANGE                 11:11
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_AVPUCQ_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_RANGE                       10:10
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIEXCLK_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_RANGE                  9:9
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_CSITE_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_RANGE                    7:7
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_OWR_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_PCIE_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_RANGE                 5:5
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_SDMMC3_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_RANGE                   3:3
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_I2C3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_U_CLR_0_CLR_UARTD_RST_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 792 [0x318]

// Reserved address 796 [0x31c]

// Register CLK_RST_CONTROLLER_CLK_ENB_L_SET_0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0                      _MK_ADDR_CONST(0x320)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_RESET_VAL                    _MK_MASK_CONST(0x80000130)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_RESET_MASK                   _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_READ_MASK                    _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_RANGE                     31:31
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CACHE2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_RANGE                       30:30
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VCP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_SHIFT                     _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_RANGE                     28:28
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_HOST1X_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_RANGE                      27:27
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_SHIFT                      _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_RANGE                      26:26
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_DISP2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_SHIFT                 _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_RANGE                 24:24
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_3D_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_SHIFT                        _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_RANGE                        23:23
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_ISP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_RANGE                       22:22
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_USBD_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_SHIFT                 _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_RANGE                 21:21
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_2D_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_SHIFT                 _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_RANGE                 20:20
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_VI_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_SHIFT                        _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_RANGE                        19:19
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_EPP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_RANGE                       18:18
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_SHIFT                        _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_RANGE                        17:17
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_PWM_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_RANGE                        16:16
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TWC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_RANGE                     15:15
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC4_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_RANGE                     14:14
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_SDMMC1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_RANGE                       12:12
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2C1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_RANGE                       11:11
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_I2S1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_RANGE                       8:8
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_GPIO_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_RANGE                      7:7
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTB_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_RANGE                      6:6
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_UARTA_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_SHIFT                        _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_RANGE                        5:5
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_TMR_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_RANGE                        4:4
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_RTC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_RANGE                        0:0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_SET_0_SET_CLK_ENB_CPU_ENABLE                       _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0                      _MK_ADDR_CONST(0x324)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x80000130)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_READ_MASK                    _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xfdffd9f1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_RANGE                     31:31
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CACHE2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_RANGE                       30:30
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VCP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_SHIFT                     _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_RANGE                     28:28
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_HOST1X_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_RANGE                      27:27
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_SHIFT                      _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_RANGE                      26:26
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_DISP2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_SHIFT                 _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_RANGE                 24:24
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_3D_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_SHIFT                        _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_RANGE                        23:23
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_ISP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_RANGE                       22:22
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_USBD_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_SHIFT                 _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_RANGE                 21:21
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_2D_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_SHIFT                 _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_RANGE                 20:20
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_VI_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_SHIFT                        _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_RANGE                        19:19
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_EPP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_RANGE                       18:18
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_SHIFT                        _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_RANGE                        17:17
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_PWM_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_RANGE                        16:16
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TWC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_RANGE                     15:15
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC4_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_RANGE                     14:14
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_SDMMC1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_RANGE                       12:12
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2C1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_RANGE                       11:11
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_I2S1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_RANGE                       8:8
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_GPIO_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_RANGE                      7:7
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTB_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_RANGE                      6:6
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_UARTA_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_SHIFT                        _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_RANGE                        5:5
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_TMR_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_RANGE                        4:4
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_RTC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_RANGE                        0:0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0_CLR_CLK_ENB_CPU_ENABLE                       _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_H_SET_0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0                      _MK_ADDR_CONST(0x328)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_RESET_VAL                    _MK_MASK_CONST(0x80)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_RESET_MASK                   _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_READ_MASK                    _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_SHIFT                       _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_RANGE                       31:31
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEV_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_RANGE                       30:30
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_BSEA_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_VDE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_SHIFT                        _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_RANGE                        28:28
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MPE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_RANGE                       26:26
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_USB2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_SHIFT                        _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_RANGE                        25:25
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_EMC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_SHIFT                   _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_RANGE                   24:24
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MIPI_CAL_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_RANGE                      23:23
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_UARTC_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_RANGE                       22:22
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_RANGE                        20:20
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_CSI_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_SHIFT                       _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_RANGE                       19:19
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_HDMI_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_RANGE                        16:16
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_DSI_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_SHIFT                       _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_RANGE                       15:15
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_I2C5_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_SHIFT                       _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_RANGE                       14:14
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_RANGE                        13:13
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_XIO_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_RANGE                       12:12
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_RANGE                       9:9
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_SPI1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_RANGE                      8:8
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KFUSE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_RANGE                       7:7
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_FUSE_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_SHIFT                        _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_RANGE                        6:6
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_PMC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_RANGE                   5:5
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_STAT_MON_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_RANGE                        4:4
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_KBC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_SHIFT                     _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_RANGE                     2:2
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_APBDMA_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_RANGE                     1:1
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_AHBDMA_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_RANGE                        0:0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_SET_0_SET_CLK_ENB_MEM_ENABLE                       _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0                      _MK_ADDR_CONST(0x32c)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x80)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_READ_MASK                    _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xf7d9f3f7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_SHIFT                       _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_RANGE                       31:31
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEV_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_RANGE                       30:30
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_BSEA_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_VDE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_SHIFT                        _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_RANGE                        28:28
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MPE_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_RANGE                       26:26
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_USB2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_SHIFT                        _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_RANGE                        25:25
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_EMC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_SHIFT                   _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_RANGE                   24:24
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MIPI_CAL_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_RANGE                      23:23
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_UARTC_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_RANGE                       22:22
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_RANGE                        20:20
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_CSI_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_SHIFT                       _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_RANGE                       19:19
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_HDMI_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_RANGE                        16:16
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_DSI_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_SHIFT                       _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_RANGE                       15:15
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_I2C5_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_SHIFT                       _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_RANGE                       14:14
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_RANGE                        13:13
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_XIO_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_RANGE                       12:12
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_RANGE                       9:9
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_SPI1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_RANGE                      8:8
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KFUSE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_RANGE                       7:7
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_FUSE_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_SHIFT                        _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_RANGE                        6:6
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_PMC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_RANGE                   5:5
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_STAT_MON_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_RANGE                        4:4
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_KBC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_SHIFT                     _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_RANGE                     2:2
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_APBDMA_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_RANGE                     1:1
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_AHBDMA_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_RANGE                        0:0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0_CLR_CLK_ENB_MEM_ENABLE                       _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_U_SET_0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0                      _MK_ADDR_CONST(0x330)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_RESET_VAL                    _MK_MASK_CONST(0x9f82a00)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_RESET_MASK                   _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_READ_MASK                    _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_WRITE_MASK                   _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_RANGE                   30:30
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV1_OUT_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_RANGE                   29:29
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DEV2_OUT_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SUS_OUT_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_RANGE                      27:27
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_MSENC_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_RANGE                      24:24
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CRAM2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_RANGE                      23:23
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMD_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_RANGE                      22:22
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMC_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_SHIFT                      _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_RANGE                      21:21
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMB_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_RANGE                      20:20
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_IRAMA_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_SHIFT                       _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_RANGE                       19:19
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TSEC_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_RANGE                   17:17
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C_SLOW_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_SHIFT                        _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_RANGE                        15:15
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_DTV_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_SHIFT                  _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_RANGE                  14:14
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SOC_THERM_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_SHIFT                 _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_RANGE                 13:13
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_TRACECLKIN_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_SHIFT                 _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_RANGE                 12:12
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_LA_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_SHIFT                     _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_RANGE                     11:11
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_AVPUCQ_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_RANGE                      9:9
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_CSITE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_SHIFT                        _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_RANGE                        7:7
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_OWR_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_RANGE                       6:6
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_PCIE_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_SHIFT                     _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_RANGE                     5:5
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_SDMMC3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_SHIFT                       _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_RANGE                       3:3
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_I2C3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_RANGE                      1:1
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_SET_0_SET_CLK_ENB_UARTD_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0                      _MK_ADDR_CONST(0x334)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x1f02a00)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_RESET_MASK                   _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_READ_MASK                    _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0x79fafaea)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_RANGE                   30:30
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV1_OUT_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_RANGE                   29:29
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DEV2_OUT_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SUS_OUT_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_RANGE                      27:27
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_MSENC_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_RANGE                      24:24
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CRAM2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_RANGE                      23:23
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMD_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_RANGE                      22:22
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMC_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_SHIFT                      _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_RANGE                      21:21
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMB_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_RANGE                      20:20
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_IRAMA_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_SHIFT                       _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_RANGE                       19:19
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TSEC_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_RANGE                   17:17
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C_SLOW_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_SHIFT                        _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_RANGE                        15:15
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_DTV_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_SHIFT                  _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_RANGE                  14:14
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SOC_THERM_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_SHIFT                 _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_RANGE                 13:13
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_TRACECLKIN_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_SHIFT                 _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_RANGE                 12:12
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_LA_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_SHIFT                     _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_RANGE                     11:11
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_AVPUCQ_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_RANGE                      9:9
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_CSITE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_SHIFT                        _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_RANGE                        7:7
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_OWR_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_RANGE                       6:6
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_PCIE_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_SHIFT                     _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_RANGE                     5:5
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_SDMMC3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_SHIFT                       _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_RANGE                       3:3
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_I2C3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_RANGE                      1:1
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0_CLR_CLK_ENB_UARTD_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 824 [0x338]

// Register CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0                  _MK_ADDR_CONST(0x33c)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_SHIFT                       _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_RANGE                       23:23
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_NC_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_SHIFT                        _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_RANGE                        22:22
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_SCPU_0_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_RANGE                     21:21
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_RAIL_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_RANGE                       20:20
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_NC_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_SHIFT                        _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_RANGE                        19:19
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_3_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_SHIFT                        _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_RANGE                        18:18
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_2_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_SHIFT                        _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_RANGE                        17:17
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_1_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_RANGE                        16:16
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_CLKSTOP_OVRD_FCPU_0_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_RANGE                   15:15
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_NC_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_RANGE                    14:14
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_SCPU_0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_SHIFT                 _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_RANGE                 13:13
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_RAIL_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_RANGE                   12:12
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_NC_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_SHIFT                    _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_RANGE                    11:11
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_SHIFT                    _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_RANGE                    10:10
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_SHIFT                    _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_RANGE                    9:9
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_RANGE                    8:8
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_RST_OVRD_FCPU_0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_SHIFT                     _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_RANGE                     7:7
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_NC_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_RANGE                      6:6
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_SCPU_0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_RANGE                   5:5
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_RAIL_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_RANGE                     4:4
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_NC_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_RANGE                      3:3
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_RANGE                      2:2
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_RANGE                      1:1
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_SHIFT)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_RANGE                      0:0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0_EN_RST_CG_OVRD_FCPU_0_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0                  _MK_ADDR_CONST(0x340)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_RESET_VAL                        _MK_MASK_CONST(0x2000f0ef)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_RESET_MASK                       _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_READ_MASK                        _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_RANGE                      30:30
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PRESETDBG_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_NONCPURESET_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_RANGE                    28:28
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_PERIPHRESET_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_RANGE                       25:25
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_SCURESET_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_RANGE                        24:24
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_L2RESET_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_SHIFT                       _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_RANGE                       23:23
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_RANGE                       22:22
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_SHIFT                       _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_RANGE                       21:21
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_RANGE                       20:20
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CXRESET0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_SHIFT                     _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_RANGE                     19:19
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_RANGE                     18:18
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_SHIFT                     _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_RANGE                     17:17
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_RANGE                     16:16
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CORERESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_SHIFT                      _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_RANGE                      15:15
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_RANGE                      14:14
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_SHIFT                      _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_RANGE                      13:13
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_RANGE                      12:12
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DBGRESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_RANGE                       11:11
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_RANGE                       10:10
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_RANGE                       9:9
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_RANGE                       8:8
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_WDRESET0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_RANGE                       7:7
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_RANGE                       6:6
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_RANGE                       5:5
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_RANGE                       4:4
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_DERESET0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_RANGE                      3:3
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_RANGE                      2:2
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_RANGE                      1:1
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_RANGE                      0:0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0_SET_CPURESET0_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0                  _MK_ADDR_CONST(0x344)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x2000f0ef)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_READ_MASK                        _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_RANGE                      30:30
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PRESETDBG_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_NONCPURESET_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_RANGE                    28:28
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_PERIPHRESET_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_RANGE                       25:25
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_SCURESET_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_RANGE                        24:24
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_L2RESET_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_SHIFT                       _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_RANGE                       23:23
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_SHIFT                       _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_RANGE                       22:22
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_SHIFT                       _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_RANGE                       21:21
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_RANGE                       20:20
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CXRESET0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_SHIFT                     _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_RANGE                     19:19
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_RANGE                     18:18
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_SHIFT                     _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_RANGE                     17:17
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_RANGE                     16:16
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CORERESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_SHIFT                      _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_RANGE                      15:15
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_RANGE                      14:14
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_SHIFT                      _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_RANGE                      13:13
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_RANGE                      12:12
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DBGRESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_RANGE                       11:11
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_RANGE                       10:10
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_RANGE                       9:9
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_RANGE                       8:8
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_WDRESET0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_RANGE                       7:7
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_RANGE                       6:6
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_RANGE                       5:5
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_RANGE                       4:4
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_DERESET0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_RANGE                      3:3
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_RANGE                      2:2
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_RANGE                      1:1
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_RANGE                      0:0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0_CLR_CPURESET0_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0                  _MK_ADDR_CONST(0x348)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_RESET_MASK                       _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_READ_MASK                        _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_WRITE_MASK                       _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_RANGE                   11:11
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU3_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_RANGE                   10:10
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU2_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_RANGE                   9:9
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU1_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_RANGE                   8:8
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0_SET_CPU0_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0                  _MK_ADDR_CONST(0x34c)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_RESET_MASK                       _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_READ_MASK                        _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_RANGE                   11:11
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU3_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_RANGE                   10:10
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU2_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_RANGE                   9:9
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU1_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_RANGE                   8:8
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0_CLR_CPU0_CLK_STP_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 848 [0x350]

// Reserved address 852 [0x354]

// Register CLK_RST_CONTROLLER_RST_DEVICES_V_0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0                      _MK_ADDR_CONST(0x358)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_RESET_VAL                    _MK_MASK_CONST(0xe081fcec)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_RESET_MASK                   _MK_MASK_CONST(0xe081fcef)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_READ_MASK                    _MK_MASK_CONST(0xe081fcef)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_WRITE_MASK                   _MK_MASK_CONST(0xe081fcec)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_RANGE                     31:31
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_SE_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_RANGE                  30:30
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_TZRAM_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_RANGE                 23:23
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ACTMON_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_RANGE                        16:16
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_ATOMICS_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_RANGE                   15:15
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_HDA2CODEC_2X_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_RANGE                   14:14
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_RANGE                   13:13
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_DAM0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_SHIFT                  _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_RANGE                  11:11
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_APBIF_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_RANGE                  10:10
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_AUDIO_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_RANGE                   7:7
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2C4_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S4_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_RANGE                   5:5
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_I2S3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_RANGE                        3:3
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_MSELECT_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_RANGE                    2:2
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_3D2_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPULP_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_RANGE                   0:0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_V_0_SWR_CPUG_RST_ENABLE                  _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEVICES_W_0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0                      _MK_ADDR_CONST(0x35c)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_RESET_VAL                    _MK_MASK_CONST(0xf403fff)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_RESET_MASK                   _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_READ_MASK                    _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_WRITE_MASK                   _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_RANGE                   27:27
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DVFS_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_RANGE                   26:26
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ADX0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_RANGE                   25:25
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_AMX0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_RANGE                    24:24
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DP2_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_RANGE                    22:22
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_DDS_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_SHIFT                        _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_RANGE                        21:21
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_ENTROPY_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED10_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_RANGE                      12:12
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED9_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_RANGE                      11:11
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED8_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_RANGE                      10:10
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED7_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_RANGE                      9:9
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED6_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_RANGE                    8:8
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_INIT_ENUM                        ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_CEC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_RANGE                      7:7
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED5_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_RANGE                      6:6
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED4_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_RANGE                      5:5
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED3_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_RANGE                      4:4
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED2_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_RANGE                      3:3
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED1_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_RANGE                      2:2
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_INIT_ENUM                  ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_RESERVED0_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_RANGE                       1:1
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_SATACOLD_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_RANGE                  0:0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_INIT_ENUM                      ENABLE
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEVICES_W_0_SWR_HDA2HDMICODEC_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0                      _MK_ADDR_CONST(0x360)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_RESET_VAL                    _MK_MASK_CONST(0x3e0000)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_RESET_MASK                   _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_READ_MASK                    _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_WRITE_MASK                   _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_RANGE                     31:31
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_SE_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_RANGE                  30:30
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TZRAM_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_RANGE                    29:29
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_RANGE                     24:24
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_EXTPERIPH1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_RANGE                 23:23
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ACTMON_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_SHIFT                   _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_RANGE                   21:21
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DOUBLER_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_SHIFT                   _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_RANGE                   20:20
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DOUBLER_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_RANGE                   19:19
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S2_DOUBLER_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_RANGE                   18:18
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S1_DOUBLER_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_RANGE                   17:17
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S0_DOUBLER_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_RANGE                        16:16
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_ATOMICS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_RANGE                   15:15
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_HDA2CODEC_2X_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_RANGE                   14:14
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_RANGE                   13:13
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_RANGE                   12:12
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_DAM0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_SHIFT                  _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_RANGE                  11:11
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_APBIF_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_RANGE                  10:10
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_AUDIO_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_RANGE                   7:7
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2C4_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_RANGE                   6:6
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S4_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_RANGE                   5:5
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_I2S3_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_RANGE                        4:4
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_TSENSOR_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_RANGE                        3:3
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_MSELECT_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_RANGE                    2:2
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_3D2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_RANGE                  1:1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPULP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_RANGE                   0:0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0_CLK_ENB_CPUG_ENABLE                  _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0                      _MK_ADDR_CONST(0x364)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_RESET_VAL                    _MK_MASK_CONST(0x2000fc)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_RESET_MASK                   _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_READ_MASK                    _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_WRITE_MASK                   _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_RANGE                    29:29
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_LATENCY_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_RANGE                   27:27
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DVFS_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_RANGE                   26:26
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ADX0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_RANGE                   25:25
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_AMX0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_RANGE                    24:24
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DP2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_RANGE                    22:22
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DDS_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_SHIFT                        _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_RANGE                        21:21
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_ENTROPY_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_SHIFT                        _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_RANGE                        19:19
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_DSIA_LP_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_RANGE                   18:18
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILE_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_RANGE                  16:16
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CILAB_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_RANGE                    13:13
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_MIPI_IOBIST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_RANGE                    12:12
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_SATA_IOBIST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_SHIFT                    _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_RANGE                    11:11
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDMI_IOBIST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_SHIFT                     _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_RANGE                     10:10
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_EMC_IOBIST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_RANGE                   9:9
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIE2_IOBIST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_RANGE                    8:8
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_CEC_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_SHIFT                        _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_RANGE                        7:7
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX5_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_SHIFT                        _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_RANGE                        6:6
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX4_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_SHIFT                        _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_RANGE                        5:5
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX3_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_RANGE                        4:4
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX2_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_RANGE                        3:3
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX1_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_RANGE                        2:2
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_INIT_ENUM                    ENABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_PCIERX0_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_RANGE                       1:1
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_RESERVE0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_RANGE                  0:0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0_CLK_ENB_HDA2HDMICODEC_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0                 _MK_ADDR_CONST(0x368)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_RESET_VAL                       _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_RESET_MASK                      _MK_MASK_CONST(0xff81ffff)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_READ_MASK                       _MK_MASK_CONST(0xff81ffff)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_WRITE_MASK                      _MK_MASK_CONST(0xff01ffff)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_FIELD                 _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_RANGE                 31:28
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_STDBY                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_IDLE                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_RUN                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_IRQ                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_STATE_FIQ                   _MK_ENUM_CONST(8)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SHIFT                 _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_RANGE                 27:27
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SHIFT                 _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_RANGE                 26:26
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SHIFT                 _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_RANGE                 25:25
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SHIFT                 _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_RANGE                 24:24
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_RANGE                  23:23
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_TSENSOR_SLOWDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_RANGE                     16:16
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CCLK_RESERVED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SHIFT                        _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RANGE                        15:12
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_CLKM                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_CLKS                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLM_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLP_OUT0                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLP_OUT4                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC2_OUT0                   _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC3_OUT0                   _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLX_OUT0_LJ                 _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DVFS_CPU_CLK                 _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLX_OUT0                    _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DVFS_CPU_CLK_LJ                      _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RANGE                        11:8
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_CLKM                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_CLKS                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLM_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLP_OUT0                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLP_OUT4                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC2_OUT0                   _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC3_OUT0                   _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLX_OUT0_LJ                 _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DVFS_CPU_CLK                 _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLX_OUT0                    _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DVFS_CPU_CLK_LJ                      _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RANGE                        7:4
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_CLKM                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_CLKS                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLM_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLP_OUT0                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLP_OUT4                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC2_OUT0                   _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC3_OUT0                   _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLX_OUT0_LJ                 _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DVFS_CPU_CLK                 _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLX_OUT0                    _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DVFS_CPU_CLK_LJ                      _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RANGE                       3:0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_CLKM                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_CLKS                        _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLM_OUT0                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLP_OUT4                   _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC2_OUT0                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC3_OUT0                  _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLX_OUT0_LJ                        _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DVFS_CPU_CLK                        _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLX_OUT0                   _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DVFS_CPU_CLK_LJ                     _MK_ENUM_CONST(15)


// Register CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0                        _MK_ADDR_CONST(0x36c)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_RESET_MASK                     _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_READ_MASK                      _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_WRITE_MASK                     _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_RANGE                   31:31
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_ENB_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SHIFT                    _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_RANGE                    30:30
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_USE_THERM_CONTROLS_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_RANGE                  28:28
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_INVERT_DCD_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_RANGE                      27:27
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SHIFT                      _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_RANGE                      26:26
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SHIFT                      _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_RANGE                      25:25
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_RANGE                      24:24
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_RANGE                 23:16
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_CCLK_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_FIELD                      _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_RANGE                      15:8
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVIDEND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0_SUPER_CDIV_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0                        _MK_ADDR_CONST(0x370)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESET_VAL                      _MK_MASK_CONST(0x10000000)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESET_MASK                     _MK_MASK_CONST(0xff81ffff)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_READ_MASK                      _MK_MASK_CONST(0xff81ffff)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_WRITE_MASK                     _MK_MASK_CONST(0xff01ffff)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_SHIFT                      _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_FIELD                      _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_RANGE                      31:28
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_STDBY                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_IDLE                       _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_RUN                        _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_IRQ                        _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPULP_STATE_FIQ                        _MK_ENUM_CONST(8)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SHIFT                        _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_RANGE                        27:27
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SHIFT                        _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_RANGE                        26:26
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_FIQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SHIFT                        _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_RANGE                        25:25
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_COP_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_RANGE                        24:24
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CPU_AUTO_CWAKEUP_FROM_IRQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_RANGE                 23:23
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_RESERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_RANGE                      16:16
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_PLLX_DIV2_BYPASS_LP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RANGE                       15:12
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_CLKM                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_CLKS                        _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLM_OUT0                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLP_OUT4                   _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC2_OUT0                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLC3_OUT0                  _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLX_OUT0_LJ                        _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RESERVED9                   _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_PLLX_OUT0                   _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_FIQ_SOURCE_RESERVED15                  _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RANGE                       11:8
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_CLKM                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_CLKS                        _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLM_OUT0                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLP_OUT4                   _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC2_OUT0                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLC3_OUT0                  _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLX_OUT0_LJ                        _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RESERVED9                   _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_PLLX_OUT0                   _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IRQ_SOURCE_RESERVED15                  _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RANGE                       7:4
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_CLKM                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_CLKS                        _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLM_OUT0                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLP_OUT4                   _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC2_OUT0                  _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLC3_OUT0                  _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLX_OUT0_LJ                        _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RESERVED9                   _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_PLLX_OUT0                   _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_RUN_SOURCE_RESERVED15                  _MK_ENUM_CONST(15)

#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_FIELD                      _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SHIFT)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RANGE                      3:0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_CLKM                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_CLKS                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLM_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLP_OUT0                  _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLP_OUT4                  _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC2_OUT0                 _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLC3_OUT0                 _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLX_OUT0_LJ                       _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RESERVED9                  _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_PLLX_OUT0                  _MK_ENUM_CONST(14)
#define CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0_CWAKEUP_IDLE_SOURCE_RESERVED15                 _MK_ENUM_CONST(15)


// Register CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0                       _MK_ADDR_CONST(0x374)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESET_MASK                    _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_READ_MASK                     _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_WRITE_MASK                    _MK_MASK_CONST(0xdfffffff)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_RANGE                  31:31
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_INIT_ENUM                      DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_ENB_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_RANGE                        30:30
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_RESERVED_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_RANGE                 28:28
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_INVERT_DCD_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SHIFT                     _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_RANGE                     27:27
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_FIQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SHIFT                     _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_RANGE                     26:26
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_FIQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SHIFT                     _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_RANGE                     25:25
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_COP_IRQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_RANGE                     24:24
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIS_FROM_CPU_IRQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_RANGE                        23:16
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_CCLK_CLK_DIVISOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_RANGE                     15:8
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVIDEND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_FIELD                      _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_RANGE                      7:0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0_SUPER_CDIV_DIVISOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0                     _MK_ADDR_CONST(0x378)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_RESET_MASK                  _MK_MASK_CONST(0xf03)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_WRITE_MASK                  _MK_MASK_CONST(0xf03)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_FIELD                     _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_RANGE                     1:0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPU_BRIDGE_CLKDIV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_RANGE                 8:8
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG0_CLK_STP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_SHIFT                 _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_RANGE                 9:9
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG1_CLK_STP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_SHIFT                 _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_RANGE                 10:10
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG2_CLK_STP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_RANGE                 11:11
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0_CPUG3_CLK_STP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0                    _MK_ADDR_CONST(0x37c)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_RESET_MASK                         _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_READ_MASK                  _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_WRITE_MASK                         _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_RANGE                       8:8
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0_CPULP0_CLK_STP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0                   _MK_ADDR_CONST(0x380)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x10)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_SHIFT)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_RANGE                    7:0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_DEFAULT                  _MK_MASK_CONST(0x10)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0_CPU_SOFTRST_LEGACY_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0                  _MK_ADDR_CONST(0x384)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_RESET_VAL                        _MK_MASK_CONST(0x40004)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_RESET_MASK                       _MK_MASK_CONST(0xfff0fff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_READ_MASK                        _MK_MASK_CONST(0xfff0fff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0fff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_FIELD                 _MK_FIELD_CONST(0xfff, CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_SHIFT)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_RANGE                 27:16
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_DEFAULT                       _MK_MASK_CONST(0x4)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_DEASSERT_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_FIELD                   _MK_FIELD_CONST(0xfff, CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_SHIFT)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_RANGE                   11:0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_DEFAULT                 _MK_MASK_CONST(0x4)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0_CPU_SOFTRST_ASSERT_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0                  _MK_ADDR_CONST(0x388)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_RESET_VAL                        _MK_MASK_CONST(0x7000200)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_RESET_MASK                       _MK_MASK_CONST(0xfff0fff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_READ_MASK                        _MK_MASK_CONST(0xfff0fff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0fff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_SHIFT                   _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_FIELD                   _MK_FIELD_CONST(0xfff, CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_SHIFT)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_RANGE                   27:16
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_DEFAULT                 _MK_MASK_CONST(0x700)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_NONCPU_ACK_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_FIELD                      _MK_FIELD_CONST(0xfff, CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_SHIFT)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_RANGE                      11:0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_DEFAULT                    _MK_MASK_CONST(0x200)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0_CAR2PMC_CPU_ACK_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 908 [0x38c]

// Register CLK_RST_CONTROLLER_BOND_OUT_V_0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0                 _MK_ADDR_CONST(0x390)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_RESET_MASK                      _MK_MASK_CONST(0xf9bffcff)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_READ_MASK                       _MK_MASK_CONST(0xf9bffcff)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_WRITE_MASK                      _MK_MASK_CONST(0xf9bffcff)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_SHIFT                       _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_RANGE                       31:31
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_SHIFT                    _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_RANGE                    30:30
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TZRAM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_SHIFT                      _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_RANGE                      29:29
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_SHIFT                     _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_RANGE                     28:28
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_SHIFT                 _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_RANGE                 27:27
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_SATA_OOB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_RANGE                       24:24
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_EXTPERIPH1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_SHIFT                   _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_RANGE                   23:23
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ACTMON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_RANGE                     21:21
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DOUBLER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_RANGE                     20:20
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DOUBLER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_SHIFT                     _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_RANGE                     19:19
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S2_DOUBLER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_RANGE                     18:18
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S1_DOUBLER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_SHIFT                     _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_RANGE                     17:17
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S0_DOUBLER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_RANGE                  16:16
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_ATOMICS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_RANGE                     15:15
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_HDA2CODEC_2X_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_RANGE                     14:14
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_RANGE                     13:13
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_RANGE                     12:12
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_DAM0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_SHIFT                    _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_RANGE                    11:11
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_APBIF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_SHIFT                    _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_RANGE                    10:10
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_AUDIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_SHIFT                     _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_RANGE                     7:7
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2C4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_SHIFT                     _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_RANGE                     6:6
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_SHIFT                     _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_RANGE                     5:5
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_I2S3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_SHIFT                  _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_RANGE                  4:4
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_TSENSOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_SHIFT                  _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_RANGE                  3:3
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_MSELECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_RANGE                      2:2
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_3D2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_RANGE                    1:1
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPULP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_RANGE                     0:0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_V_0_BOND_OUT_CPUG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_BOND_OUT_W_0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0                 _MK_ADDR_CONST(0x394)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_RESET_MASK                      _MK_MASK_CONST(0x76d3fff)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_READ_MASK                       _MK_MASK_CONST(0x76d3fff)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_WRITE_MASK                      _MK_MASK_CONST(0x76d3fff)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_SHIFT                     _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_RANGE                     26:26
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ADX0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_SHIFT                     _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_RANGE                     25:25
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_AMX0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_RANGE                      24:24
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DP2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_RANGE                      22:22
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DDS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_SHIFT                  _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_RANGE                  21:21
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_ENTROPY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_SHIFT                  _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_RANGE                  19:19
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_DSIA_LP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_RANGE                     18:18
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_RANGE                    16:16
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CILAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_SHIFT                      _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_RANGE                      13:13
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_MIPI_IOBIST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_RANGE                      12:12
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_SATA_IOBIST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_RANGE                      11:11
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_HDMI_IOBIST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_RANGE                       10:10
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_EMC_IOBIST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_RANGE                     9:9
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIE2_IOBIST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_RANGE                      8:8
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_CEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_SHIFT                  _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_RANGE                  7:7
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_SHIFT                  _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_RANGE                  6:6
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_SHIFT                  _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_RANGE                  5:5
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_SHIFT                  _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_RANGE                  4:4
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_SHIFT                  _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_RANGE                  3:3
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_SHIFT                  _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_RANGE                  2:2
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_PCIERX0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_SHIFT                        _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_RANGE                        1:1
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_RANGE                        0:0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_W_0_BOND_OUT_RESERVED0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_BOND_OUT_X_0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0                 _MK_ADDR_CONST(0x398)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_RESET_MASK                      _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_READ_MASK                       _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffff)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_SHIFT                 _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_RANGE                 17:17
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CLK72MHZ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_RANGE                       16:16
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_HDMI_AUDIO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_SHIFT                 _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_RANGE                 15:15
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_PLLP_BBC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_SHIFT                  _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_RANGE                  14:14
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_EMC_DLL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_SHIFT                  _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_RANGE                  13:13
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MIPIBIF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_RANGE                    12:12
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VGPIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_RANGE                 11:11
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_VIM2_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_SHIFT                   _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_RANGE                   10:10
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_BBC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_SHIFT                   _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_RANGE                   9:9
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CPU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_RANGE                  8:8
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CBPA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_SHIFT                  _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_RANGE                  7:7
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_MC_CAPA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_SHIFT                     _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_RANGE                     6:6
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_I2C6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_SHIFT                        _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_RANGE                        5:5
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_SHIFT                 _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_RANGE                 4:4
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_CAM_MCLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_RANGE                        3:3
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_ISP_SAPOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_RANGE                    2:2
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_RANGE                    1:1
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_DMIC0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_SHIFT)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_RANGE                    0:0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_BOND_OUT_X_0_BOND_OUT_SPARE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 924 [0x39c]

// Register CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0                 _MK_ADDR_CONST(0x3a0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESET_MASK                      _MK_MASK_CONST(0x3ffe3bef)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_READ_MASK                       _MK_MASK_CONST(0x3ffe3bef)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffe3bef)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_SHIFT                  _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_RANGE                  29:29
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_RANGE                    28:28
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_GRPCLK_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_RANGE                       27:27
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_12M_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_RANGE                     26:26
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_UFPCI_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_RANGE                     25:25
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_DFPCI_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_RANGE                    24:24
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_RX_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_RANGE                    23:23
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CH1_TX_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_SHIFT                        _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_RANGE                        22:22
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_TX_CLK_OVR_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_SHIFT                  _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_RANGE                  21:21
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CH1_CLK_OVR_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_RANGE                     20:20
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA0_FPCI_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_RANGE                      19:19
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_RANGE                       18:18
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_FPCI_ALWAYS_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_RANGE                      17:17
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_IPFS_CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_RANGE                   13:13
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI3_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_RANGE                   12:12
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI2_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_RANGE                   11:11
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SPI1_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_RANGE                       9:9
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_MPCORE_MCCLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_RANGE                      8:8
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMS0_XCLK_CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_RANGE                 7:7
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_TMCS0_XTXCLK1X_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_RANGE                 6:6
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC4_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_RANGE                 5:5
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC3_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_SHIFT                 _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_RANGE                 3:3
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SDMMC1_CLK_OVR_ON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_RANGE                    2:2
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_HDA_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_RANGE                  1:1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_AUDIO_CLK_OVR_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_RANGE                   0:0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0_SATA_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0                 _MK_ADDR_CONST(0x3a4)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_RESET_MASK                      _MK_MASK_CONST(0xd7fffe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_READ_MASK                       _MK_MASK_CONST(0xd7fffe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_WRITE_MASK                      _MK_MASK_CONST(0xd7fffe)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_RANGE                  23:23
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TZRAM_CLK_OVR_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_RANGE                    22:22
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_ISP_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_RANGE                   20:20
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_TSEC_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_RANGE                       18:18
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU2CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_RANGE                       17:17
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU3CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_RANGE                       16:16
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ALU4CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_RANGE                    15:15
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST2CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_RANGE                    14:14
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST3CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_RANGE                    13:13
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_ATRAST4CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_RANGE                       12:12
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR2CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_RANGE                       11:11
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR3CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_RANGE                       10:10
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_DWR4CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_RANGE                       9:9
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC2CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_RANGE                       8:8
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC3CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_RANGE                       7:7
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_FDC4CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_RANGE                      6:6
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ2CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_RANGE                      5:5
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ3CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_RANGE                      4:4
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_PSEQ4CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_RANGE                       3:3
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX2CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_RANGE                       2:2
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX3CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_RANGE                       1:1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0_GR3D_TEX4CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 936 [0x3a8]

// Reserved address 940 [0x3ac]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0                    _MK_ADDR_CONST(0x3b0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_INIT_ENUM                     PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_RANGE                    15:8
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_IDLE_DIVISOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0_G3D2_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0                 _MK_ADDR_CONST(0x3b4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_RESET_VAL                       _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_RESET_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_READ_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_WRITE_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_SRC_CLK_M                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0_MSELECT_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0                 _MK_ADDR_CONST(0x3b8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_RESET_VAL                       _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_RESET_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_READ_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_WRITE_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_INIT_ENUM                       CLK_S
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_CLK_M                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_SRC_CLK_S                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0_TSENSOR_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0                    _MK_ADDR_CONST(0x3bc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_RESET_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_READ_MASK                  _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_WRITE_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_SYNC_CLK                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0_I2S3_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0                    _MK_ADDR_CONST(0x3c0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_RESET_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_READ_MASK                  _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_WRITE_MASK                         _MK_MASK_CONST(0xd00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_SYNC_CLK                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0_I2S4_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0                    _MK_ADDR_CONST(0x3c4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_RANGE                     15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0_I2C4_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 968 [0x3c8]

// Reserved address 972 [0x3cc]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0                   _MK_ADDR_CONST(0x3d0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_RESET_VAL                         _MK_MASK_CONST(0xd0010000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_RESET_MASK                        _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_READ_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_WRITE_MASK                        _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_CLK_M                       _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_CLK_SRC_ALT                 _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_RANGE                  28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_MASTER_CLKEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_SHIFT                   _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_RANGE                   20:20
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_INIT_ENUM                       ENABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_ENABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_DIS_DISABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_RANGE                  19:16
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_INIT_ENUM                      I2S0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_I2S0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_I2S1                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_I2S2                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_I2S3                   _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_I2S4                   _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_PLLA_OUT0                      _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_SRC_RATE_EXT_VIMCLK                     _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0_AUDIO_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 980 [0x3d4]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0                    _MK_ADDR_CONST(0x3d8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_RESET_VAL                  _MK_MASK_CONST(0xd0010000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_RESET_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_READ_MASK                  _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_WRITE_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_CLK_SRC_ALT                   _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_RANGE                     20:20
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_ENABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_DIS_DISABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_RANGE                    19:16
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_INIT_ENUM                        I2S0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_SRC_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0_DAM0_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0                    _MK_ADDR_CONST(0x3dc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_RESET_VAL                  _MK_MASK_CONST(0xd0010000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_RESET_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_READ_MASK                  _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_WRITE_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_CLK_SRC_ALT                   _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_RANGE                     20:20
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_ENABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_DIS_DISABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_RANGE                    19:16
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_INIT_ENUM                        I2S0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_SRC_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0_DAM1_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0                    _MK_ADDR_CONST(0x3e0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_RESET_VAL                  _MK_MASK_CONST(0xd0010000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_RESET_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_READ_MASK                  _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_WRITE_MASK                         _MK_MASK_CONST(0xf01f00ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_CLK_SRC_ALT                   _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_RANGE                     20:20
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_ENABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_DIS_DISABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_RANGE                    19:16
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_INIT_ENUM                        I2S0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_SRC_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0_DAM2_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0                    _MK_ADDR_CONST(0x3e4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_RESET_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_READ_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_WRITE_MASK                         _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0_HDA2CODEC_2X_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0                  _MK_ADDR_CONST(0x3e8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_RESET_VAL                        _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_RESET_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_READ_MASK                        _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_WRITE_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_CLK_S                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0_ACTMON_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0                      _MK_ADDR_CONST(0x3ec)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_RESET_VAL                    _MK_MASK_CONST(0x60000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_RESET_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_READ_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_WRITE_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_PLLA_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_CLK_S                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_SRC_CLK_M                     _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0_EXTPERIPH1_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 1008 [0x3f0]

// Reserved address 1012 [0x3f4]

// Reserved address 1016 [0x3f8]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0                        _MK_ADDR_CONST(0x3fc)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_RESET_VAL                      _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_RESET_MASK                     _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_READ_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_WRITE_MASK                     _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_CLK_S                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0_I2C_SLOW_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0                     _MK_ADDR_CONST(0x400)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0_SYS_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1028 [0x404]

// Reserved address 1032 [0x408]

// Reserved address 1036 [0x40c]

// Reserved address 1040 [0x410]

// Reserved address 1044 [0x414]

// Reserved address 1048 [0x418]

// Reserved address 1052 [0x41c]

// Reserved address 1056 [0x420]

// Reserved address 1060 [0x424]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0                     _MK_ADDR_CONST(0x428)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_RESET_VAL                   _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_RESET_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_READ_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_WRITE_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_SRC_CLK_M                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0_HDA_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_SE_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0                      _MK_ADDR_CONST(0x42c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_RESET_VAL                    _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_RESET_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_READ_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_WRITE_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SE_0_SE_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_RST_DEV_V_SET_0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0                      _MK_ADDR_CONST(0x430)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_RESET_VAL                    _MK_MASK_CONST(0xe081fcec)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_RESET_MASK                   _MK_MASK_CONST(0xe081fcef)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_READ_MASK                    _MK_MASK_CONST(0xe081fcef)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xe081fcec)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_RANGE                     31:31
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_SE_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_RANGE                  30:30
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_TZRAM_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_RANGE                 23:23
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ACTMON_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_RANGE                        16:16
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_ATOMICS_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_RANGE                   15:15
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_HDA2CODEC_2X_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_RANGE                   14:14
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_RANGE                   13:13
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_DAM0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_SHIFT                  _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_RANGE                  11:11
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_APBIF_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_RANGE                  10:10
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_AUDIO_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_RANGE                   7:7
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2C4_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S4_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_RANGE                   5:5
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_I2S3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_RANGE                        3:3
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_MSELECT_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_RANGE                    2:2
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_3D2_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPULP_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_RANGE                   0:0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_SET_0_SET_CPUG_RST_ENABLE                  _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_V_CLR_0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0                      _MK_ADDR_CONST(0x434)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_RESET_VAL                    _MK_MASK_CONST(0xf881fcec)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xf881fcef)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_READ_MASK                    _MK_MASK_CONST(0xf881fcef)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xf881fcef)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_RANGE                     31:31
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SE_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_SHIFT                  _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_RANGE                  30:30
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_TZRAM_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_SHIFT                    _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_RANGE                    29:29
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_RANGE                   28:28
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_RANGE                       27:27
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_SATA_OOB_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_SHIFT                 _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_RANGE                 23:23
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ACTMON_RST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_RANGE                        16:16
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_ATOMICS_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_RANGE                   15:15
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_HDA2CODEC_2X_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_RANGE                   14:14
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM2_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_RANGE                   13:13
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM1_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_RANGE                   12:12
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_DAM0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_SHIFT                  _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_RANGE                  11:11
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_APBIF_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_RANGE                  10:10
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_AUDIO_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_RANGE                   7:7
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2C4_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_RANGE                   6:6
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S4_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_RANGE                   5:5
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_I2S3_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_RANGE                        3:3
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_MSELECT_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_RANGE                    2:2
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_3D2_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_RANGE                  1:1
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPULP_RST_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_RANGE                   0:0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_V_CLR_0_CLR_CPUG_RST_ENABLE                  _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_W_SET_0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0                      _MK_ADDR_CONST(0x438)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_RESET_VAL                    _MK_MASK_CONST(0xf403fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_RESET_MASK                   _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_READ_MASK                    _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_RANGE                   27:27
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DVFS_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_RANGE                   26:26
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ADX0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_RANGE                   25:25
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_AMX0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_RANGE                    24:24
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DP2_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_RANGE                    22:22
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_DDS_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_SHIFT                        _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_RANGE                        21:21
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_ENTROPY_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED10_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_RANGE                      12:12
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED9_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_RANGE                      11:11
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED8_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_RANGE                      10:10
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED7_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_RANGE                      9:9
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED6_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_RANGE                    8:8
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_CEC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_RANGE                      7:7
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED5_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_RANGE                      6:6
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED4_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_RANGE                      5:5
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED3_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_RANGE                      4:4
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED2_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_RANGE                      3:3
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED1_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_RANGE                      2:2
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_RESERVED0_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_RANGE                       1:1
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_SATACOLD_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_RANGE                  0:0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_SET_0_SET_HDA2HDMICODEC_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_DEV_W_CLR_0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0                      _MK_ADDR_CONST(0x43c)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_RESET_VAL                    _MK_MASK_CONST(0xf403fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_READ_MASK                    _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xf603fff)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_RANGE                   27:27
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DVFS_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_RANGE                   26:26
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ADX0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_SHIFT                   _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_RANGE                   25:25
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_AMX0_RST_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_SHIFT                    _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_RANGE                    24:24
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DP2_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_RANGE                    22:22
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_DDS_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_SHIFT                        _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_RANGE                        21:21
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_ENTROPY_RST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED10_RST_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_RANGE                      12:12
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED9_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_RANGE                      11:11
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED8_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_RANGE                      10:10
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED7_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_RANGE                      9:9
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED6_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_RANGE                    8:8
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_CEC_RST_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_RANGE                      7:7
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED5_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_RANGE                      6:6
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED4_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_RANGE                      5:5
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED3_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_RANGE                      4:4
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED2_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_RANGE                      3:3
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED1_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_RANGE                      2:2
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_RESERVED0_RST_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_RANGE                       1:1
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_SATACOLD_RST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_SHIFT)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_RANGE                  0:0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_DEV_W_CLR_0_CLR_HDA2HDMICODEC_RST_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_V_SET_0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0                      _MK_ADDR_CONST(0x440)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_RESET_VAL                    _MK_MASK_CONST(0x3e0000)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_RESET_MASK                   _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_READ_MASK                    _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_WRITE_MASK                   _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_SHIFT                 _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_RANGE                 31:31
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_SE_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_RANGE                      30:30
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TZRAM_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_SHIFT                 _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_RANGE                 24:24
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_EXTPERIPH1_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_SHIFT                     _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_RANGE                     23:23
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ACTMON_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_SHIFT                       _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_RANGE                       21:21
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_RANGE                       20:20
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_SHIFT                       _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_RANGE                       19:19
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S2_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_RANGE                       18:18
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S1_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_RANGE                       17:17
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S0_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_RANGE                    16:16
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_ATOMICS_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_SHIFT                       _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_RANGE                       15:15
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_HDA2CODEC_2X_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_SHIFT                       _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_RANGE                       14:14
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_SHIFT                       _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_RANGE                       13:13
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_RANGE                       12:12
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_DAM0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_RANGE                      11:11
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_APBIF_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_RANGE                      10:10
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_AUDIO_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_RANGE                       7:7
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2C4_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_RANGE                       6:6
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S4_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_RANGE                       5:5
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_I2S3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_RANGE                    4:4
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_TSENSOR_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_RANGE                    3:3
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_MSELECT_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_RANGE                        2:2
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_3D2_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_RANGE                      1:1
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPULP_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_RANGE                       0:0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_SET_0_SET_CLK_ENB_CPUG_ENABLE                      _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0                      _MK_ADDR_CONST(0x444)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x3e0000)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_RESET_MASK                   _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_READ_MASK                    _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0xe1bffcff)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_SHIFT                 _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_RANGE                 31:31
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_SE_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_RANGE                      30:30
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TZRAM_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_SHIFT                 _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_RANGE                 24:24
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_EXTPERIPH1_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_SHIFT                     _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_RANGE                     23:23
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ACTMON_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_SHIFT                       _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_RANGE                       21:21
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_RANGE                       20:20
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_SHIFT                       _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_RANGE                       19:19
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S2_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_RANGE                       18:18
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S1_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_SHIFT                       _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_RANGE                       17:17
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S0_DOUBLER_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_RANGE                    16:16
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_ATOMICS_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_SHIFT                       _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_RANGE                       15:15
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_HDA2CODEC_2X_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_SHIFT                       _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_RANGE                       14:14
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM2_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_SHIFT                       _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_RANGE                       13:13
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM1_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_RANGE                       12:12
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_DAM0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_RANGE                      11:11
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_APBIF_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_RANGE                      10:10
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_AUDIO_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_RANGE                       7:7
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2C4_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_RANGE                       6:6
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S4_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_RANGE                       5:5
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_I2S3_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_RANGE                    4:4
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_TSENSOR_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_RANGE                    3:3
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_MSELECT_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_RANGE                        2:2
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_3D2_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_RANGE                      1:1
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPULP_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_RANGE                       0:0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0_CLR_CLK_ENB_CPUG_ENABLE                      _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_W_SET_0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0                      _MK_ADDR_CONST(0x448)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_RESET_VAL                    _MK_MASK_CONST(0x2000fc)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_RESET_MASK                   _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_READ_MASK                    _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_WRITE_MASK                   _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_LATENCY_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_RANGE                       27:27
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DVFS_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_RANGE                       26:26
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ADX0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_RANGE                       25:25
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_AMX0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_RANGE                        24:24
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DP2_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_SHIFT                        _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_RANGE                        22:22
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DDS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_SHIFT                    _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_RANGE                    21:21
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_ENTROPY_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_RANGE                    19:19
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_DSIA_LP_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_RANGE                       18:18
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILE_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_RANGE                      16:16
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CILAB_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_RANGE                        13:13
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_MIPI_IOBIST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_SHIFT                        _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_RANGE                        12:12
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_SATA_IOBIST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_SHIFT                        _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_RANGE                        11:11
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDMI_IOBIST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_SHIFT                 _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_RANGE                 10:10
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_EMC_IOBIST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_RANGE                       9:9
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIE2_IOBIST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_RANGE                        8:8
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_CEC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_RANGE                    7:7
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX5_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_RANGE                    6:6
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX4_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_RANGE                    5:5
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_RANGE                    4:4
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_RANGE                    3:3
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_RANGE                    2:2
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_PCIERX0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_RANGE                  1:1
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_RESERVED0_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_RANGE                      0:0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_SET_0_SET_CLK_ENB_HDA2HDMICODEC_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0                      _MK_ADDR_CONST(0x44c)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_RESET_VAL                    _MK_MASK_CONST(0x2000fc)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_RESET_MASK                   _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_READ_MASK                    _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_WRITE_MASK                   _MK_MASK_CONST(0x2f6d3fff)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_RANGE                        29:29
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_LATENCY_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_RANGE                       27:27
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DVFS_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_RANGE                       26:26
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ADX0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_RANGE                       25:25
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_AMX0_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_RANGE                        24:24
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DP2_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_SHIFT                        _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_RANGE                        22:22
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DDS_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_SHIFT                    _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_RANGE                    21:21
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_ENTROPY_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_RANGE                    19:19
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_DSIA_LP_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_RANGE                       18:18
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILE_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_RANGE                      16:16
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CILAB_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_RANGE                        13:13
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_MIPI_IOBIST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_SHIFT                        _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_RANGE                        12:12
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_SATA_IOBIST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_SHIFT                        _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_RANGE                        11:11
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDMI_IOBIST_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_SHIFT                 _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_RANGE                 10:10
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_EMC_IOBIST_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_SHIFT                       _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_RANGE                       9:9
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIE2_IOBIST_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_RANGE                        8:8
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_CEC_ENABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_RANGE                    7:7
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX5_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_RANGE                    6:6
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX4_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_SHIFT                    _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_RANGE                    5:5
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_RANGE                    4:4
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_RANGE                    3:3
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_RANGE                    2:2
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_PCIERX0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_RANGE                  1:1
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_RESERVED0_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_RANGE                      0:0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0_CLR_CLK_ENB_HDA2HDMICODEC_ENABLE                     _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0                 _MK_ADDR_CONST(0x450)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_RESET_VAL                       _MK_MASK_CONST(0x2000f0ef)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_RESET_MASK                      _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_READ_MASK                       _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_WRITE_MASK                      _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_RANGE                     30:30
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PRESETDBG_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_RANGE                   29:29
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_NONCPURESET_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_RANGE                   28:28
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_PERIPHRESET_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_SHIFT                      _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_RANGE                      25:25
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_SCURESET_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_RANGE                       24:24
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_L2RESET_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_RANGE                      23:23
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_RANGE                      22:22
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_SHIFT                      _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_RANGE                      21:21
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_RANGE                      20:20
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CXRESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_RANGE                    19:19
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_SHIFT                    _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_RANGE                    18:18
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_RANGE                    17:17
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CORERESET0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_RANGE                     15:15
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_RANGE                     14:14
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_RANGE                     12:12
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DBGRESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_RANGE                      11:11
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_RANGE                      10:10
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_RANGE                      9:9
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_RANGE                      8:8
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_WDRESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_RANGE                      7:7
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_RANGE                      6:6
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_RANGE                      5:5
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_RANGE                      4:4
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_DERESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_SHIFT                     _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_RANGE                     3:3
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_SHIFT                     _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_RANGE                     2:2
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_RANGE                     1:1
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_RANGE                     0:0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0_SET_CPURESET0_ENABLE                    _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0                 _MK_ADDR_CONST(0x454)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_RESET_VAL                       _MK_MASK_CONST(0x2000f0ef)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_RESET_MASK                      _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_READ_MASK                       _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_WRITE_MASK                      _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_RANGE                     30:30
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PRESETDBG_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_RANGE                   29:29
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_NONCPURESET_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_RANGE                   28:28
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_PERIPHRESET_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_SHIFT                      _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_RANGE                      25:25
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_SCURESET_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_RANGE                       24:24
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_L2RESET_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_RANGE                      23:23
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_RANGE                      22:22
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_SHIFT                      _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_RANGE                      21:21
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_RANGE                      20:20
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CXRESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_SHIFT                    _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_RANGE                    19:19
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_SHIFT                    _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_RANGE                    18:18
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_RANGE                    17:17
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_RANGE                    16:16
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CORERESET0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_SHIFT                     _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_RANGE                     15:15
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_SHIFT                     _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_RANGE                     14:14
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_SHIFT                     _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_RANGE                     13:13
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_SHIFT                     _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_RANGE                     12:12
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DBGRESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_SHIFT                      _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_RANGE                      11:11
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_RANGE                      10:10
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_RANGE                      9:9
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_RANGE                      8:8
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_WDRESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_RANGE                      7:7
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET3_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_RANGE                      6:6
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET2_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_RANGE                      5:5
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET1_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_RANGE                      4:4
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_DERESET0_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_SHIFT                     _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_RANGE                     3:3
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_SHIFT                     _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_RANGE                     2:2
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_SHIFT                     _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_RANGE                     1:1
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_RANGE                     0:0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0_CLR_CPURESET0_ENABLE                    _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0                        _MK_ADDR_CONST(0x458)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_RESET_VAL                      _MK_MASK_CONST(0x2000f0ef)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_RESET_MASK                     _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_READ_MASK                      _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_WRITE_MASK                     _MK_MASK_CONST(0x73ffffff)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_SHIFT                    _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_RANGE                    30:30
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PRESETDBG_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_SHIFT                  _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_RANGE                  29:29
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_NONCPURESET_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_RANGE                  28:28
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_PERIPHRESET_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_SHIFT                     _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_RANGE                     25:25
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_SCURESET_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_RANGE                      24:24
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_L2RESET_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_SHIFT                     _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_RANGE                     23:23
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_SHIFT                     _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_RANGE                     22:22
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_RANGE                     21:21
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_RANGE                     20:20
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CXRESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_SHIFT                   _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_RANGE                   19:19
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET3_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_SHIFT                   _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_RANGE                   18:18
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_SHIFT                   _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_RANGE                   17:17
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_SHIFT                   _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_RANGE                   16:16
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CORERESET0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_SHIFT                    _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_RANGE                    15:15
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_RANGE                    14:14
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_SHIFT                    _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_RANGE                    13:13
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_RANGE                    12:12
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DBGRESET0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_SHIFT                     _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_RANGE                     11:11
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_SHIFT                     _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_RANGE                     10:10
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_RANGE                     9:9
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_RANGE                     8:8
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_WDRESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_SHIFT                     _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_RANGE                     7:7
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET3_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_SHIFT                     _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_RANGE                     6:6
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET2_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_SHIFT                     _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_RANGE                     5:5
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET1_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_RANGE                     4:4
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_DERESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_RANGE                    3:3
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_RANGE                    2:2
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_RANGE                    1:1
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0_SET_CPURESET0_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0                        _MK_ADDR_CONST(0x45c)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_RESET_VAL                      _MK_MASK_CONST(0x20001001)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_RESET_MASK                     _MK_MASK_CONST(0x73111111)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_READ_MASK                      _MK_MASK_CONST(0x73111111)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_WRITE_MASK                     _MK_MASK_CONST(0x73111111)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_SHIFT                    _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_RANGE                    30:30
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PRESETDBG_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_SHIFT                  _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_RANGE                  29:29
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_NONCPURESET_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_SHIFT                  _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_RANGE                  28:28
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_PERIPHRESET_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_SHIFT                     _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_RANGE                     25:25
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_SCURESET_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_SHIFT                      _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_RANGE                      24:24
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_L2RESET_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_RANGE                     20:20
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CXRESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_SHIFT                   _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_RANGE                   16:16
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CORERESET0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_RANGE                    12:12
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DBGRESET0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_RANGE                     8:8
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_WDRESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_RANGE                     4:4
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_DERESET0_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_RANGE                    0:0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0_CLR_CPURESET0_ENABLE                   _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0                 _MK_ADDR_CONST(0x460)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_RESET_MASK                      _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_READ_MASK                       _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_WRITE_MASK                      _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_SHIFT                  _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_RANGE                  11:11
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU3_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_RANGE                  10:10
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU2_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_RANGE                  9:9
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU1_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_RANGE                  8:8
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0_SET_CPU0_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0                 _MK_ADDR_CONST(0x464)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_RESET_MASK                      _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_READ_MASK                       _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_WRITE_MASK                      _MK_MASK_CONST(0xf00)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SHIFT                  _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_RANGE                  11:11
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU3_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_RANGE                  10:10
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU2_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_RANGE                  9:9
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU1_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_RANGE                  8:8
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0_CLR_CPU0_CLK_STP_ENABLE                 _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0                        _MK_ADDR_CONST(0x468)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_READ_MASK                      _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_WRITE_MASK                     _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_RANGE                 8:8
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0_SET_CPU0_CLK_STP_ENABLE                        _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0                        _MK_ADDR_CONST(0x46c)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_READ_MASK                      _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_WRITE_MASK                     _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SHIFT                 _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_RANGE                 8:8
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0_CLR_CPU0_CLK_STP_ENABLE                        _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0                   _MK_ADDR_CONST(0x470)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x7fffff0f)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x7fffff0f)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x7fffff0f)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_RANGE                   30:30
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PRESETDBG_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_RANGE                 29:29
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_NONCPURESET_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_SHIFT                 _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_RANGE                 28:28
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_PERIPHRESET_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_RANGE                       27:27
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CSITEPTMRESET_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_SHIFT                 _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_RANGE                 26:26
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_AXICIFRESET_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_RANGE                    25:25
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_SCURESET_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_RANGE                     24:24
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_L2RESET_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_SHIFT                    _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_RANGE                    23:23
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_SHIFT                    _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_RANGE                    22:22
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_SHIFT                    _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_RANGE                    21:21
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_SHIFT                    _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_RANGE                    20:20
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CXRESET0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_SHIFT                  _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_RANGE                  19:19
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET3_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_SHIFT                  _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_RANGE                  18:18
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET2_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_SHIFT                  _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_RANGE                  17:17
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET1_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_RANGE                  16:16
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_DISABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CORERESET0_ENABLE                 _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_SHIFT                   _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_RANGE                   15:15
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET3_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_SHIFT                   _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_RANGE                   14:14
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_SHIFT                   _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_RANGE                   13:13
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_SHIFT                   _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_RANGE                   12:12
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_DBGRESET0_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_SHIFT                    _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_RANGE                    11:11
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET3_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_SHIFT                    _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_RANGE                    10:10
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET2_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_SHIFT                    _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_RANGE                    9:9
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET1_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_RANGE                    8:8
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_WDRESET0_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_RANGE                   3:3
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET3_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_SHIFT                   _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_RANGE                   2:2
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET2_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_SHIFT                   _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_RANGE                   1:1
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET1_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_SHIFT)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_RANGE                   0:0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0_CPURESET0_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 1140 [0x474]

// Register CLK_RST_CONTROLLER_INTSTATUS_0
#define CLK_RST_CONTROLLER_INTSTATUS_0                  _MK_ADDR_CONST(0x478)
#define CLK_RST_CONTROLLER_INTSTATUS_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_INTSTATUS_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_FIELD                    _MK_FIELD_CONST(0xfffff, CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_SHIFT)
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_RANGE                    19:0
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTSTATUS_0_CAR_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_INTMASK_0
#define CLK_RST_CONTROLLER_INTMASK_0                    _MK_ADDR_CONST(0x47c)
#define CLK_RST_CONTROLLER_INTMASK_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_INTMASK_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_INTMASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTMASK_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTMASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTMASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTMASK_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTMASK_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_FIELD                  _MK_FIELD_CONST(0xfffff, CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_SHIFT)
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_RANGE                  19:0
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0xfffff)
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_INTMASK_0_CAR_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0                     _MK_ADDR_CONST(0x480)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_RESET_VAL                   _MK_MASK_CONST(0x500100)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_RESET_MASK                  _MK_MASK_CONST(0x7fffff07)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_READ_MASK                   _MK_MASK_CONST(0x7fffff07)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_WRITE_MASK                  _MK_MASK_CONST(0x7fffff07)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_RANGE                  0:0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_ENB_LCKDET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_SHIFT                   _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_RANGE                   1:1
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_EN_FSTLCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_RANGE                    2:2
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_LOCK_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_RANGE                        15:8
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_MDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_RANGE                        23:16
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT                      _MK_MASK_CONST(0x50)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_RANGE                        24:24
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KVCO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_SHIFT                 _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_RANGE                 26:25
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_KCP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_RANGE                   28:27
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_CTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_SHIFT                        _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_RANGE                        30:29
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0_UTMIP_PLL_VREG_BG_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0                     _MK_ADDR_CONST(0x484)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_RESET_VAL                   _MK_MASK_CONST(0x180150c0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_FIELD                 _MK_FIELD_CONST(0xfff, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_RANGE                 11:0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT                       _MK_MASK_CONST(0xc0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_XTAL_FREQ_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT                      _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_RANGE                      12:12
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERDOWN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT                        _MK_SHIFT_CONST(13)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_RANGE                        13:13
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ACTIVE_POWERUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT                      _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_RANGE                      14:14
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERDOWN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT                        _MK_SHIFT_CONST(15)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_RANGE                        15:15
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLL_ENABLE_POWERUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_RANGE                    16:16
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT                      _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_RANGE                      17:17
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_FORCE_PLLU_POWERUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_SHIFT                        _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_FIELD                        _MK_FIELD_CONST(0x1ff, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_RANGE                        26:18
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLL_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_FIELD                   _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_RANGE                   31:27
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0_UTMIP_PLLU_ENABLE_DLY_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0                     _MK_ADDR_CONST(0x488)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_RESET_VAL                   _MK_MASK_CONST(0x41318015)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_RESET_MASK                  _MK_MASK_CONST(0x43ffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_READ_MASK                   _MK_MASK_CONST(0x43ffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_WRITE_MASK                  _MK_MASK_CONST(0x43ffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_RANGE                       0:0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_RANGE                 1:1
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_A_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_RANGE                       2:2
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_SHIFT                 _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_RANGE                 3:3
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_B_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_RANGE                       4:4
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_SHIFT                 _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_RANGE                 5:5
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_C_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_FIELD                       _MK_FIELD_CONST(0xfff, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_RANGE                       17:6
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT                     _MK_MASK_CONST(0x600)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLLU_STABLE_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT                    _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_FIELD                    _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_RANGE                    23:18
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT                  _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PLL_ACTIVE_DLY_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_RANGE                       24:24
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_SHIFT                 _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_RANGE                 25:25
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_FORCE_PD_SAMP_D_POWERUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT                        _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_RANGE                        30:30
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0_UTMIP_PHY_XTAL_CLOCKEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 1164 [0x48c]

// Reserved address 1168 [0x490]

// Reserved address 1172 [0x494]

// Reserved address 1176 [0x498]

// Register CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0                 _MK_ADDR_CONST(0x49c)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x77777)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_RESET_MASK                      _MK_MASK_CONST(0x1f0fffff)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_READ_MASK                       _MK_MASK_CONST(0x1f0fffff)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0x1f0fffff)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_SHIFT                       _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_RANGE                       28:28
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S4_1X_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_SHIFT                       _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_RANGE                       27:27
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S3_1X_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_RANGE                       26:26
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S2_1X_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_SHIFT                       _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_RANGE                       25:25
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S1_1X_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_RANGE                       24:24
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_I2S0_1X_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_RANGE                  19:16
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_DEFAULT                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S4_DELCLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_SHIFT                  _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_RANGE                  15:12
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_DEFAULT                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S3_DELCLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_RANGE                  11:8
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_DEFAULT                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S2_DELCLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_SHIFT                  _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_RANGE                  7:4
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_DEFAULT                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S1_DELCLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_RANGE                  3:0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_DEFAULT                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0_SYNC_CLK_I2S0_DELCLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0                        _MK_ADDR_CONST(0x4a0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_RANGE                     4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_RANGE                    3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0_SYNC_CLK_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0                        _MK_ADDR_CONST(0x4a4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_RANGE                     4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_RANGE                    3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0_SYNC_CLK_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0                        _MK_ADDR_CONST(0x4a8)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_RANGE                     4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_RANGE                    3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0_SYNC_CLK_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0                        _MK_ADDR_CONST(0x4ac)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_RANGE                     4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_RANGE                    3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0_SYNC_CLK_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0                        _MK_ADDR_CONST(0x4b0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_RANGE                     4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_FIELD                    _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_RANGE                    3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_I2S0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_I2S1                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_I2S2                     _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_I2S3                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_I2S4                     _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_PLLA_OUT0                        _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0_SYNC_CLK_RATE_EXT_VIMCLK                       _MK_ENUM_CONST(7)


// Reserved address 1204 [0x4b4]

// Register CLK_RST_CONTROLLER_PLLD2_BASE_0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0                 _MK_ADDR_CONST(0x4b8)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_RESET_VAL                       _MK_MASK_CONST(0x200010c)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_RESET_MASK                      _MK_MASK_CONST(0xef73ff1f)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_READ_MASK                       _MK_MASK_CONST(0xef73ff1f)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_WRITE_MASK                      _MK_MASK_CONST(0xe773ff1f)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_SHIFT                      _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_RANGE                      31:31
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_BYPASS_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_RANGE                      30:30
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_RANGE                     29:29
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_INIT_ENUM                 REF_ENABLE
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_REF_ENABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_REF_DIS_REF_DISABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_SHIFT                        _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_RANGE                        27:27
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_SHIFT                       _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_RANGE                       26:26
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_CLKENABLE_CSI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_SHIFT                      _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_RANGE                      25:25
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_INIT_ENUM                  PLL_D2
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_PLL_D                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_DSIB_CLK_SRC_PLL_D2                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_RANGE                       24:24
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_CSI_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_FIELD                        _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_RANGE                        22:20
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_FIELD                        _MK_FIELD_CONST(0x3ff, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_RANGE                        17:8
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_FIELD                        _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_RANGE                        4:0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_DEFAULT                      _MK_MASK_CONST(0xc)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_BASE_0_PLLD2_DIVM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLD2_MISC_0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0                 _MK_ADDR_CONST(0x4bc)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_RANGE                     31:31
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_FO_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_RANGE                   30:30
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CLKENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_SHIFT                 _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_RANGE                 29:27
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_PTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_RANGE                     26:24
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOADADJ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_SHIFT                     _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_RANGE                     23:23
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DIV_RST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_SHIFT                 _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_RANGE                 22:22
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_SHIFT                    _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_FIELD                    _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_RANGE                    21:16
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LOCK_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_RANGE                       15:12
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_DCCON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_RANGE                       11:8
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_CPCON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_FIELD                       _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_RANGE                       7:4
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_LFCON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_FIELD                      _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_SHIFT)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_RANGE                      3:0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLD2_MISC_0_PLLD2_VCOCON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0                     _MK_ADDR_CONST(0x4c0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_FIELD                       _MK_FIELD_CONST(0xffffff, CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_SHIFT)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_RANGE                       23:0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0_UTMIP_PLL_SETUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1220 [0x4c4]

// Reserved address 1224 [0x4c8]

// Reserved address 1228 [0x4cc]

// Register CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0                   _MK_ADDR_CONST(0x4d0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESET_MASK                        _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_READ_MASK                         _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_WRITE_MASK                        _MK_MASK_CONST(0xff07ff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_SHIFT                     _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_RANGE                     23:23
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_24_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_SHIFT                     _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_RANGE                     22:22
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_23_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_RANGE                     21:21
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_22_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_SHIFT                     _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_RANGE                     20:20
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_21_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_SHIFT                     _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_RANGE                     19:19
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_20_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_RANGE                     18:18
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_19_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_SHIFT                     _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_RANGE                     17:17
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_18_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_SHIFT                     _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_RANGE                     16:16
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_17_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_SHIFT                    _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_FIELD                    _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_RANGE                    15:11
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_RESERVED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_SHIFT                     _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_RANGE                     10:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_RANGE                     9:9
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_SHIFT                      _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_RANGE                      8:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_SHIFT                      _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_RANGE                      7:7
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_SHIFT                      _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_RANGE                      6:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_SCPU_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_SHIFT                      _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_RANGE                      5:5
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_SHIFT                      _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_RANGE                      4:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_RANGE                      3:3
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_SHIFT                      _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_RANGE                      2:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_SHIFT                      _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_RANGE                      1:1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_RANGE                      0:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0_FCPU_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0                        _MK_ADDR_CONST(0x4d4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_WRITE_MASK                     _MK_MASK_CONST(0xff07ff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_SHIFT                  _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_RANGE                  23:23
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_SHIFT                  _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_RANGE                  22:22
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_SHIFT                  _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_RANGE                  21:21
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_SHIFT                  _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_RANGE                  20:20
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_SHIFT                  _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_RANGE                  19:19
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_SHIFT                  _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_RANGE                  18:18
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_SHIFT                  _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_RANGE                  17:17
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_SHIFT                  _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_RANGE                  16:16
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_SHIFT                 _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_FIELD                 _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_RANGE                 15:11
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_RESERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_SHIFT                  _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_RANGE                  10:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_SHIFT                  _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_RANGE                  9:9
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_SHIFT                   _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_RANGE                   8:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_SHIFT                   _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_RANGE                   7:7
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_RANGE                   6:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_SCPU_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_RANGE                   5:5
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_SHIFT                   _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_RANGE                   4:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_RANGE                   3:3
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_SHIFT                   _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_RANGE                   2:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_SHIFT                   _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_RANGE                   1:1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_RANGE                   0:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0_FCPU_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0                    _MK_ADDR_CONST(0x4d8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_WRITE_MASK                         _MK_MASK_CONST(0xff07ff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_RANGE                      23:23
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_RANGE                      22:22
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_SHIFT                      _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_RANGE                      21:21
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_RANGE                      20:20
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_SHIFT                      _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_RANGE                      19:19
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_SHIFT                      _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_RANGE                      18:18
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_SHIFT                      _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_RANGE                      17:17
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_RANGE                      16:16
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_SHIFT                     _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_FIELD                     _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_RANGE                     15:11
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_RESERVED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_RANGE                      10:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_RANGE                      9:9
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_RANGE                       8:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_RANGE                       7:7
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_RANGE                       6:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_SCPU_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_RANGE                       5:5
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_RANGE                       4:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_SHIFT                       _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_RANGE                       3:3
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_RANGE                       2:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_RANGE                       1:1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_RANGE                       0:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0_FCPU_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0                    _MK_ADDR_CONST(0x4dc)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_WRITE_MASK                         _MK_MASK_CONST(0xff07ff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_SHIFT                      _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_RANGE                      23:23
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_SHIFT                      _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_RANGE                      22:22
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_SHIFT                      _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_RANGE                      21:21
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_SHIFT                      _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_RANGE                      20:20
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_SHIFT                      _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_RANGE                      19:19
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_SHIFT                      _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_RANGE                      18:18
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_SHIFT                      _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_RANGE                      17:17
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_RANGE                      16:16
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_SHIFT                     _MK_SHIFT_CONST(11)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_FIELD                     _MK_FIELD_CONST(0x1f, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_RANGE                     15:11
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_RESERVED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_SHIFT                      _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_RANGE                      10:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_SHIFT                      _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_RANGE                      9:9
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_RANGE                       8:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_SHIFT                       _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_RANGE                       7:7
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_SHIFT                       _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_RANGE                       6:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_SCPU_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_SHIFT                       _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_RANGE                       5:5
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_RANGE                       4:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_SHIFT                       _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_RANGE                       3:3
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_RANGE                       2:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_RANGE                       1:1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_RANGE                       0:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0_FCPU_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_F_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0                     _MK_ADDR_CONST(0x4e0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_RANGE                       21:20
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_RANGE                       19:18
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_RANGE                        17:16
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_SHIFT                        _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_RANGE                        15:14
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_SHIFT                        _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_RANGE                        13:12
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_SCPU_7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_SHIFT                        _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_RANGE                        11:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_RANGE                        9:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_SHIFT                        _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_RANGE                        7:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_RANGE                        5:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_RANGE                        3:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_RANGE                        1:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_0_FCPU_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_R_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0                     _MK_ADDR_CONST(0x4e4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_RANGE                       21:20
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_SHIFT                       _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_RANGE                       19:18
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_RANGE                        17:16
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_SHIFT                        _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_RANGE                        15:14
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_SHIFT                        _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_RANGE                        13:12
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_SCPU_7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_SHIFT                        _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_RANGE                        11:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_RANGE                        9:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_SHIFT                        _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_RANGE                        7:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_RANGE                        5:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_RANGE                        3:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_RANGE                        1:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_0_FCPU_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC2_BASE_0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0                 _MK_ADDR_CONST(0x4e8)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_RESET_VAL                       _MK_MASK_CONST(0x101)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_RESET_MASK                      _MK_MASK_CONST(0xec70ff03)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_READ_MASK                       _MK_MASK_CONST(0xec70ff03)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_WRITE_MASK                      _MK_MASK_CONST(0xe070ff03)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_SHIFT                      _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_RANGE                      31:31
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_BYPASS_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_RANGE                      30:30
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_RANGE                     29:29
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_INIT_ENUM                 REF_ENABLE
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_REF_ENABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_REF_DIS_REF_DISABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_RANGE                   27:27
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_FREQ_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_RANGE                  26:26
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_PHASE_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_FIELD                        _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_RANGE                        22:20
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_RANGE                        15:8
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_RANGE                        1:0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_BASE_0_PLLC2_DIVM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC2_MISC_0_0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0                       _MK_ADDR_CONST(0x4ec)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_RESET_VAL                     _MK_MASK_CONST(0x40000000)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_SHIFT                    _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_RANGE                    31:31
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_STROBE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_RANGE                     30:30
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_RESET_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_RANGE                   29:28
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_SDM_DIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_FIELD                  _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_RANGE                  27:26
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_FILT_DIV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_RANGE                     25:18
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_ALPHA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_SHIFT                        _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_FIELD                        _MK_FIELD_CONST(0x1ff, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_RANGE                        17:9
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_FIELD                        _MK_FIELD_CONST(0x7f, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_RANGE                        8:2
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_FIELD                      _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_RANGE                      1:0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_0_0_PLLC2_KVCO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC2_MISC_1_0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0                       _MK_ADDR_CONST(0x4f0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_RESET_VAL                     _MK_MASK_CONST(0x8000000)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_RESET_MASK                    _MK_MASK_CONST(0xf3f330f)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_READ_MASK                     _MK_MASK_CONST(0xf3f330f)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_WRITE_MASK                    _MK_MASK_CONST(0xf3f330f)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_RANGE                      27:27
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_IDDQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_RANGE                       26:24
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_VCO_BAND_SW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_FIELD                       _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_RANGE                       21:16
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_DAC_CODE_SW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_RANGE                       13:12
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_NUM_FRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_SHIFT                    _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_RANGE                    9:9
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_CAL_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_RANGE                       8:8
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_PD_AFTER_FD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_RANGE                  3:0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_1_0_PLLC2_SDM_GAIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC2_MISC_2_0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0                       _MK_ADDR_CONST(0x4f4)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_RESET_MASK                    _MK_MASK_CONST(0x73333333)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_READ_MASK                     _MK_MASK_CONST(0x73333333)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_WRITE_MASK                    _MK_MASK_CONST(0x73333333)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_RANGE                       30:30
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_SHIFT                       _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_RANGE                       29:28
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_ULCK_FRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_RANGE                        25:24
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_LCK_FRM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_RANGE                       21:20
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_OUT_HYST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_RANGE                        17:16
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_PD_IN_HYST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_RANGE                       13:12
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_ULCK_FRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_RANGE                        9:8
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_LCK_FRM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_RANGE                       5:4
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_OUT_HYST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_RANGE                        1:0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_2_0_PLLC2_FD_IN_HYST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC2_MISC_3_0
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0                       _MK_ADDR_CONST(0x4f8)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_RESET_MASK                    _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_READ_MASK                     _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_WRITE_MASK                    _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_FIELD                     _MK_FIELD_CONST(0x3ffffff, CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_RANGE                     25:0
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC2_MISC_3_0_PLLC2_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC3_BASE_0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0                 _MK_ADDR_CONST(0x4fc)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_RESET_VAL                       _MK_MASK_CONST(0x101)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_RESET_MASK                      _MK_MASK_CONST(0xec70ff03)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_READ_MASK                       _MK_MASK_CONST(0xec70ff03)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_WRITE_MASK                      _MK_MASK_CONST(0xe070ff03)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_SHIFT                      _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_RANGE                      31:31
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_BYPASS_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_RANGE                      30:30
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_RANGE                     29:29
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_INIT_ENUM                 REF_ENABLE
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_REF_ENABLE                        _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_REF_DIS_REF_DISABLE                       _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_SHIFT                   _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_RANGE                   27:27
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_FREQ_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_RANGE                  26:26
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_PHASE_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_SHIFT                        _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_FIELD                        _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_RANGE                        22:20
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_RANGE                        15:8
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_RANGE                        1:0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_BASE_0_PLLC3_DIVM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC3_MISC_0_0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0                       _MK_ADDR_CONST(0x500)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_RESET_VAL                     _MK_MASK_CONST(0x40000000)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_SHIFT                    _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_RANGE                    31:31
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_STROBE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_RANGE                     30:30
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_RESET_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_SHIFT                   _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_RANGE                   29:28
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_SDM_DIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_SHIFT                  _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_FIELD                  _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_RANGE                  27:26
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_FILT_DIV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_RANGE                     25:18
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_ALPHA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_SHIFT                        _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_FIELD                        _MK_FIELD_CONST(0x1ff, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_RANGE                        17:9
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_FIELD                        _MK_FIELD_CONST(0x7f, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_RANGE                        8:2
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_FIELD                      _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_RANGE                      1:0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_0_0_PLLC3_KVCO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC3_MISC_1_0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0                       _MK_ADDR_CONST(0x504)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_RESET_VAL                     _MK_MASK_CONST(0x8000000)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_RESET_MASK                    _MK_MASK_CONST(0xf3f330f)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_READ_MASK                     _MK_MASK_CONST(0xf3f330f)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_WRITE_MASK                    _MK_MASK_CONST(0xf3f330f)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_SHIFT                      _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_RANGE                      27:27
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_DEFAULT                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_IDDQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_RANGE                       26:24
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_VCO_BAND_SW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_FIELD                       _MK_FIELD_CONST(0x3f, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_RANGE                       21:16
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_DAC_CODE_SW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_RANGE                       13:12
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_NUM_FRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_SHIFT                    _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_RANGE                    9:9
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_CAL_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_RANGE                       8:8
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_PD_AFTER_FD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_FIELD                  _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_RANGE                  3:0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_1_0_PLLC3_SDM_GAIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC3_MISC_2_0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0                       _MK_ADDR_CONST(0x508)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_RESET_MASK                    _MK_MASK_CONST(0x73333333)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_READ_MASK                     _MK_MASK_CONST(0x73333333)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_WRITE_MASK                    _MK_MASK_CONST(0x73333333)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_RANGE                       30:30
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_SHIFT                       _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_RANGE                       29:28
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_ULCK_FRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_SHIFT                        _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_RANGE                        25:24
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_LCK_FRM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_RANGE                       21:20
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_OUT_HYST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_SHIFT                        _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_RANGE                        17:16
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_PD_IN_HYST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_SHIFT                       _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_RANGE                       13:12
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_ULCK_FRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_RANGE                        9:8
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_LCK_FRM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_RANGE                       5:4
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_OUT_HYST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_RANGE                        1:0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_2_0_PLLC3_FD_IN_HYST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLC3_MISC_3_0
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0                       _MK_ADDR_CONST(0x50c)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_RESET_MASK                    _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_READ_MASK                     _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_WRITE_MASK                    _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_FIELD                     _MK_FIELD_CONST(0x3ffffff, CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_SHIFT)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_RANGE                     25:0
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0x3ffffff)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLC3_MISC_3_0_PLLC3_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLX_MISC_1_0
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0                        _MK_ADDR_CONST(0x510)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_FIELD                       _MK_FIELD_CONST(0xffffff, CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_RANGE                       23:0
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_1_0_PLLX_SETUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLX_MISC_2_0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0                        _MK_ADDR_CONST(0x514)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_RESET_VAL                      _MK_MASK_CONST(0x4)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_RESET_MASK                     _MK_MASK_CONST(0xffffff3f)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_READ_MASK                      _MK_MASK_CONST(0xffffff3f)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff33)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_RANGE                       31:24
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_RANGE                       23:16
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_STEPA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_RANGE                    15:8
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_NDIV_NEW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_RANGE                   5:5
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_FSTLCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_RANGE                       4:4
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_LOCK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_RANGE                        3:3
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_PLL_FREQLOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_SHIFT                        _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_RANGE                        2:2
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_DYNRAMP_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_RANGE                  1:1
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_CLAMP_NDIV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_RANGE                  0:0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_2_0_PLLX_EN_DYNRAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLX_MISC_3_0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0                        _MK_ADDR_CONST(0x518)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_RESET_VAL                      _MK_MASK_CONST(0x8)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_RESET_MASK                     _MK_MASK_CONST(0xff0f0f)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_READ_MASK                      _MK_MASK_CONST(0xff0f0f)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_WRITE_MASK                     _MK_MASK_CONST(0xff0f0f)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_SHIFT                 _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_RANGE                 23:16
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_CPU_FUNC_AND_FTM_CLK                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU0_CPU_CLK                 _MK_ENUM_CONST(64)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU0_CPU_CLK_PRESHAPER                       _MK_ENUM_CONST(65)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU1_CPU_CLK                 _MK_ENUM_CONST(72)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU1_CPU_CLK_PRESHAPER                       _MK_ENUM_CONST(73)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU2_CPU_CLK                 _MK_ENUM_CONST(80)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU2_CPU_CLK_PRESHAPER                       _MK_ENUM_CONST(81)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU3_CPU_CLK                 _MK_ENUM_CONST(88)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FCPU3_CPU_CLK_PRESHAPER                       _MK_ENUM_CONST(89)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_PI_CPU_CLK_PRESHAPER                  _MK_ENUM_CONST(96)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_PI_CPU_CLK_TRIMMER                    _MK_ENUM_CONST(97)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_PI_CPU_CLK                    _MK_ENUM_CONST(98)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_CPU_CLK                  _MK_ENUM_CONST(128)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_CPU_CLK_PRESHAPER                        _MK_ENUM_CONST(129)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_MC                       _MK_ENUM_CONST(130)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_MSELECT                  _MK_ENUM_CONST(131)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_CSITE                    _MK_ENUM_CONST(132)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_PLLP                     _MK_ENUM_CONST(133)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_PLLC                     _MK_ENUM_CONST(134)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_OBS_SEL_FTOP_PLLM                     _MK_ENUM_CONST(135)

#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_SHIFT                        _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_RANGE                        11:10
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_PRB_DRV_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_SHIFT                     _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_FIELD                     _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_RANGE                     9:8
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_SEL_PRB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_RANGE                        3:3
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_DEFAULT                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_IDDQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_RANGE                 2:1
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KCP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_FIELD                        _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_RANGE                        0:0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_MISC_3_0_PLLX_KVCO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 1308 [0x51c]

// Reserved address 1312 [0x520]

// Reserved address 1316 [0x524]

// Register CLK_RST_CONTROLLER_PLLP_RESHIFT_0
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0                       _MK_ADDR_CONST(0x528)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_RESET_VAL                     _MK_MASK_CONST(0x3b)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_RESET_MASK                    _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_READ_MASK                     _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_RANGE                 9:2
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_DEFAULT                       _MK_MASK_CONST(0xe)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RATIO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_RANGE                 1:1
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_DEFAULT                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_INIT_ENUM                     ENABLE
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_CLKEN_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_SHIFT                  _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_SHIFT)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_RANGE                  0:0
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_DEFAULT                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_INIT_ENUM                      RESET_DISABLE
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_RESET_ENABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLP_RESHIFT_0_PLLP_OUT0_RSTN_RESET_DISABLE                  _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0                      _MK_ADDR_CONST(0x52c)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_SHIFT                   _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_RANGE                   31:31
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_SHIFT                    _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_SHIFT)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_RANGE                    1:1
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_SHIFT)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_RANGE                     0:0
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0_UTMIPLL_IDDQ_SWCTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 1328 [0x530]

// Reserved address 1332 [0x534]

// Reserved address 1336 [0x538]

// Register CLK_RST_CONTROLLER_CLK_CPU_MISC_0
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0                       _MK_ADDR_CONST(0x53c)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_RESET_MASK                    _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x8)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_READ_MASK                     _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_WRITE_MASK                    _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_SHIFT                        _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_FIELD                        _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_RANGE                        5:3
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_DEFAULT                      _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPU_MISC_0_CPU_L2DATA_RATIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7)


// Register CLK_RST_CONTROLLER_CLK_CPUG_MISC_0
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0                      _MK_ADDR_CONST(0x540)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_RESET_VAL                    _MK_MASK_CONST(0x30)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_RESET_MASK                   _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x8)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_READ_MASK                    _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_WRITE_MASK                   _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_SHIFT                      _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_FIELD                      _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_RANGE                      5:3
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_DEFAULT                    _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_CPUG_MISC_0_CPUG_L2DATA_RATIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7)


// Register CLK_RST_CONTROLLER_CLK_CPULP_MISC_0
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0                     _MK_ADDR_CONST(0x544)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_RESET_VAL                   _MK_MASK_CONST(0x30)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_RESET_MASK                  _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_READ_MASK                   _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_WRITE_MASK                  _MK_MASK_CONST(0x38)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_SHIFT                    _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_FIELD                    _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_SHIFT)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_RANGE                    5:3
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_DEFAULT                  _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_CPULP_MISC_0_CPULP_L2DATA_RATIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x7)


// Register CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0                   _MK_ADDR_CONST(0x548)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_SHIFT                     _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_RANGE                     6:6
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_FORCE_FSM_CLEAR_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_SHIFT                        _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_FIELD                        _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_RANGE                        5:4
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_INIT_ENUM                    REF_DIVM
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_REF_DIVM                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_REF_DIVM_DIV4                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_SCLK_DIV1                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SLOWDOWN_CYA_SCLK_DIV16                   _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_RANGE                   3:3
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_INIT_ENUM                       SLOW
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_SLOW                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_RAMP_MODE_FAST                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_SHIFT                 _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_RANGE                 2:2
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SEQ_TRIGGER_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_RANGE                 1:1
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_INIT_ENUM                     DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SW_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_RANGE                       0:0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_DEFAULT                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_INIT_ENUM                   ENABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0_SWCTL_ENABLE                      _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0                   _MK_ADDR_CONST(0x54c)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_SHIFT                       _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_RANGE                       31:24
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_SHIFT                       _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_RANGE                       23:16
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_DYNRAMP_STEPB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_FIELD                    _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_RANGE                    15:8
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_NEW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_SHIFT                        _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_RANGE                        7:0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0                        _MK_ADDR_CONST(0x550)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x601)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xfc0007ff)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xfc0007ff)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SHIFT                        _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_FIELD                        _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_RANGE                        31:28
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_INIT_ENUM                    DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_DISABLE                      _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_AWAIT                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_FAST_BEGIN                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_FAST_BUSY0                       _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_FAST_BUSY1                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_FAST_BUSY2                       _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_FAST_BUSY3                       _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_SLOW_BEGIN                       _MK_ENUM_CONST(7)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_SLOW_BUSY0                       _MK_ENUM_CONST(8)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_SLOW_BUSY1                       _MK_ENUM_CONST(9)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_SLOW_BUSY2                       _MK_ENUM_CONST(10)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_SLOW_BUSY3                       _MK_ENUM_CONST(11)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_SEQ_DONE                     _MK_ENUM_CONST(12)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_FSM_STATE_ILLEGAL                      _MK_ENUM_CONST(13)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_SHIFT                   _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_RANGE                   27:26
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_INIT_ENUM                       NONE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_NONE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_HW                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_CFG_REG_SELECT_SW                      _MK_ENUM_CONST(2)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_SHIFT                     _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_RANGE                     10:10
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_INIT_ENUM                 TRUE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_FALSE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_DONE_TRUE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_SHIFT                     _MK_SHIFT_CONST(9)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_RANGE                     9:9
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_INIT_ENUM                 TRUE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_FALSE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_DONE_TRUE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_RANGE                    8:8
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_LONG_LATENCY_THROTTLE_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_SHIFT                    _MK_SHIFT_CONST(7)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_RANGE                    7:7
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_INIT_ENUM                        DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RESTORE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_SHIFT                   _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_RANGE                   6:6
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_INIT_ENUM                       DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_DISABLE                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_THROTTLE_EN_ENABLE                  _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_RANGE                   5:5
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_INIT_ENUM                       DONE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_DONE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_RAMP_STATUS_INPROGRESS                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_SHIFT                   _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_RANGE                   4:4
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_INIT_ENUM                       DONE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_DONE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_HW_RAMP_STATUS_INPROGRESS                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SHIFT                       _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_RANGE                       3:2
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_INIT_ENUM                   SEQ_DIABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SEQ_DIABLE                  _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SEQ_ENABLE                  _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SEQ_BUSY_FAST_MODE                  _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SEQ_STATUS_SEQ_BUSY_SLOW_MODE                  _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_SHIFT                       _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_RANGE                       1:1
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_INIT_ENUM                   DISABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_DISABLE                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SW_OVERRIDE_STATUS_ENABLE                      _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_SHIFT)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_RANGE                     0:0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_DEFAULT                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_INIT_ENUM                 ENABLE
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0_SWCTL_STATUS_ENABLE                    _MK_ENUM_CONST(1)


// Register CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0                 _MK_ADDR_CONST(0x554)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_RESET_MASK                      _MK_MASK_CONST(0x2ffe0000)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_READ_MASK                       _MK_MASK_CONST(0x2ffe0000)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_WRITE_MASK                      _MK_MASK_CONST(0x2ffe0000)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_SHIFT                  _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_RANGE                  29:29
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_CLK_OVR_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(27)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_RANGE                     27:27
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_WMVP_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(26)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_RANGE                     26:26
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RMVP_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(25)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_RANGE                    25:25
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RHINT_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(24)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_RANGE                     24:24
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_RCOL_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(23)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_RANGE                     23:23
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_PDMA_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(22)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_RANGE                     22:22
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEC_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(21)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_RANGE                     21:21
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MPEB_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(20)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_RANGE                       20:20
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_ME_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_SHIFT                      _MK_SHIFT_CONST(19)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_RANGE                      19:19
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_MDP_CLK_OVR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_SHIFT                     _MK_SHIFT_CONST(18)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_RANGE                     18:18
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HIST_CLK_OVR_ON_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(17)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_SHIFT)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_RANGE                    17:17
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0_MSENC_HHREG_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0                     _MK_ADDR_CONST(0x558)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_RESET_MASK                  _MK_MASK_CONST(0xc000ffff)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_READ_MASK                   _MK_MASK_CONST(0xc000ffff)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_WRITE_MASK                  _MK_MASK_CONST(0xc000ffff)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_SHIFT                     _MK_SHIFT_CONST(31)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_RANGE                     31:31
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_INIT_ENUM                 DISABLE
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_SHIFT                      _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_RANGE                      30:30
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_INIT_ENUM                  DISABLE
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_DISABLE                    _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_USE_THERM_CONTROLS_ENABLE                     _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_SHIFT                        _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_FIELD                        _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_RANGE                        15:8
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_WOFFSET                      0x0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVIDEND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0_SUPER_GR3DDIV_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_SPARE_REG0_0
#define CLK_RST_CONTROLLER_SPARE_REG0_0                 _MK_ADDR_CONST(0x55c)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_SPARE_REG0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_RESET_MASK                      _MK_MASK_CONST(0xffffff3f)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_READ_MASK                       _MK_MASK_CONST(0xffffff3f)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff3f)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_SHIFT                       _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_FIELD                       _MK_FIELD_CONST(0xffffff, CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_SHIFT)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_RANGE                       31:8
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_VAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_SHIFT                   _MK_SHIFT_CONST(5)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_FIELD                   _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_SHIFT)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_RANGE                   5:5
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_DIVIDER_FSM_CYA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_SHIFT                     _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_FIELD                     _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_SHIFT)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_RANGE                     4:4
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_HDMI_CHAR_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_SHIFT                     _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_FIELD                     _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_RANGE                     3:2
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_CLK_M_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_SHIFT                  _MK_SHIFT_CONST(1)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_SHIFT)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_RANGE                  1:1
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_TMR_CLKEN_STICKY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_SHIFT)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_RANGE                      0:0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_SPARE_REG0_0_EMC_LATENCY_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0                       _MK_ADDR_CONST(0x560)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_RANGE                    4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_FIELD                   _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_RANGE                   3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_I2S0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_I2S1                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_I2S2                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_I2S3                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_I2S4                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_PLLA_OUT0                       _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0_SYNC_CLK_RATE_EXT_VIMCLK                      _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0                       _MK_ADDR_CONST(0x564)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_RANGE                    4:4
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_FIELD                   _MK_FIELD_CONST(0xf, CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_SHIFT)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_RANGE                   3:0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_I2S0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_I2S1                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_I2S2                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_I2S3                    _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_I2S4                    _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_PLLA_OUT0                       _MK_ENUM_CONST(6)
#define CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0_SYNC_CLK_RATE_EXT_VIMCLK                      _MK_ENUM_CONST(7)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0                  _MK_ADDR_CONST(0x568)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_RANGE                    15:14
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_RANGE                    13:12
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_23_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_SHIFT                    _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_RANGE                    11:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_22_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_RANGE                    9:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_SCPU_21_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_RANGE                    7:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_20_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_RANGE                    5:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_19_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_RANGE                    3:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_18_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_RANGE                    1:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0_FCPU_17_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0                  _MK_ADDR_CONST(0x56c)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SECURE                   0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_WORD_COUNT                       0x1
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_SHIFT                    _MK_SHIFT_CONST(14)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_RANGE                    15:14
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_SHIFT                    _MK_SHIFT_CONST(12)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_RANGE                    13:12
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_23_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_SHIFT                    _MK_SHIFT_CONST(10)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_RANGE                    11:10
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_22_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_SHIFT                    _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_RANGE                    9:8
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_SCPU_21_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_SHIFT                    _MK_SHIFT_CONST(6)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_RANGE                    7:6
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_20_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_SHIFT                    _MK_SHIFT_CONST(4)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_RANGE                    5:4
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_19_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_SHIFT                    _MK_SHIFT_CONST(2)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_RANGE                    3:2
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_18_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_SHIFT                    _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_FIELD                    _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_SHIFT)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_RANGE                    1:0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0_FCPU_17_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 1392 [0x570]

// Reserved address 1396 [0x574]

// Reserved address 1400 [0x578]

// Reserved address 1404 [0x57c]

// Reserved address 1408 [0x580]

// Reserved address 1412 [0x584]

// Reserved address 1416 [0x588]

// Reserved address 1420 [0x58c]

// Reserved address 1424 [0x590]

// Reserved address 1428 [0x594]

// Reserved address 1432 [0x598]

// Reserved address 1436 [0x59c]

// Reserved address 1440 [0x5a0]

// Reserved address 1444 [0x5a4]

// Reserved address 1448 [0x5a8]

// Reserved address 1452 [0x5ac]

// Reserved address 1456 [0x5b0]

// Reserved address 1460 [0x5b4]

// Reserved address 1464 [0x5b8]

// Reserved address 1468 [0x5bc]

// Reserved address 1472 [0x5c0]

// Reserved address 1476 [0x5c4]

// Reserved address 1480 [0x5c8]

// Reserved address 1484 [0x5cc]

// Reserved address 1488 [0x5d0]

// Reserved address 1492 [0x5d4]

// Reserved address 1496 [0x5d8]

// Reserved address 1500 [0x5dc]

// Reserved address 1504 [0x5e0]

// Reserved address 1508 [0x5e4]

// Reserved address 1512 [0x5e8]

// Reserved address 1516 [0x5ec]

// Reserved address 1520 [0x5f0]

// Reserved address 1524 [0x5f4]

// Reserved address 1528 [0x5f8]

// Reserved address 1532 [0x5fc]

// Reserved address 1536 [0x600]

// Reserved address 1540 [0x604]

// Reserved address 1544 [0x608]

// Reserved address 1548 [0x60c]

// Reserved address 1552 [0x610]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0                   _MK_ADDR_CONST(0x614)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_RESET_VAL                         _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_RESET_MASK                        _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_READ_MASK                         _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_WRITE_MASK                        _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_RANGE                       31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_INIT_ENUM                   CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_SRC_CLK_M                       _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0_CILAB_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 1560 [0x618]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0                    _MK_ADDR_CONST(0x61c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_RESET_MASK                         _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_READ_MASK                  _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_WRITE_MASK                         _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0_CILE_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0                 _MK_ADDR_CONST(0x620)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_RESET_VAL                       _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_RESET_MASK                      _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_READ_MASK                       _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_WRITE_MASK                      _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_RANGE                   31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_SRC_CLK_M                   _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0_DSIA_LP_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1572 [0x624]

// Register CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0                 _MK_ADDR_CONST(0x628)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_RESET_VAL                       _MK_MASK_CONST(0x40000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_RESET_MASK                      _MK_MASK_CONST(0xc00001ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_READ_MASK                       _MK_MASK_CONST(0xc00001ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_WRITE_MASK                      _MK_MASK_CONST(0xc00001ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_RANGE                   31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_SRC_CLK_M                   _MK_ENUM_CONST(1)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_SHIFT                  _MK_SHIFT_CONST(8)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_FIELD                  _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_RANGE                  8:8
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_WOFFSET                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0_ENTROPY_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0                        _MK_ADDR_CONST(0x62c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_RESET_VAL                      _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_RESET_MASK                     _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_READ_MASK                      _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_WRITE_MASK                     _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0_DVFS_REF_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0                        _MK_ADDR_CONST(0x630)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_RESET_VAL                      _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_RESET_MASK                     _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_READ_MASK                      _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_WRITE_MASK                     _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0_DVFS_SOC_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0                      _MK_ADDR_CONST(0x634)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_RESET_VAL                    _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_RESET_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_READ_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_WRITE_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_INIT_ENUM                 CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_SRC_CLK_M                     _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0_TRACECLKIN_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0                    _MK_ADDR_CONST(0x638)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_RESET_MASK                         _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_READ_MASK                  _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_WRITE_MASK                         _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0_ADX0_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0                    _MK_ADDR_CONST(0x63c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_RESET_VAL                  _MK_MASK_CONST(0xd0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_RESET_MASK                         _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_READ_MASK                  _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_WRITE_MASK                         _MK_MASK_CONST(0xf00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_PLLA_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_SHIFT                    _MK_SHIFT_CONST(28)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_FIELD                    _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_RANGE                    28:28
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_WOFFSET                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_MASTER_CLKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0_AMX0_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0                     _MK_ADDR_CONST(0x640)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_RESET_VAL                   _MK_MASK_CONST(0x40000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_RESET_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_READ_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_WRITE_MASK                  _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_INIT_ENUM                       PLLP_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_CLK_M                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_PLLM_UD                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0_EMC_LATENCY_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0                       _MK_ADDR_CONST(0x644)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_RESET_VAL                     _MK_MASK_CONST(0x40000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_RESET_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_READ_MASK                     _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_WRITE_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_RANGE                       31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_INIT_ENUM                   PLLP_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_PLLC2_OUT0                  _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_SRC_PLLC3_OUT0                  _MK_ENUM_CONST(5)

#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0_SOC_THERM_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0                     _MK_ADDR_CONST(0x648)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_SECURE                      0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_WORD_COUNT                  0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_RESET_MASK                  _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_READ_MASK                   _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_WRITE_MASK                  _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_RANGE                   31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_INIT_ENUM                       PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_SRC_PLLA_OUT0                       _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0_ISP_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0                   _MK_ADDR_CONST(0x64c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_RESET_MASK                        _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_READ_MASK                         _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_WRITE_MASK                        _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_RANGE                       31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_INIT_ENUM                   PLLA_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_SYNC_CLK                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_SRC_CLK_M                       _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0_DMIC0_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0                   _MK_ADDR_CONST(0x650)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_SECURE                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_WORD_COUNT                        0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_RESET_MASK                        _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_READ_MASK                         _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_WRITE_MASK                        _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_RANGE                       31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_INIT_ENUM                   PLLA_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_SYNC_CLK                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_SRC_CLK_M                       _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0_DMIC1_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0                       _MK_ADDR_CONST(0x654)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_SECURE                        0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_WORD_COUNT                    0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_RESET_MASK                    _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_READ_MASK                     _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_WRITE_MASK                    _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_SHIFT                       _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_FIELD                       _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_RANGE                       31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_INIT_ENUM                   PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_PLLM_OUT0                   _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_PLLC_OUT0                   _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_PLLP_OUT0                   _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_SRC_PLLA_OUT0                   _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_RANGE                   7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0_ISP_SAPOR_CLK_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0                      _MK_ADDR_CONST(0x658)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_RESET_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_READ_MASK                    _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_WRITE_MASK                   _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_RANGE                     31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_INIT_ENUM                 PLLM_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_PLLM_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_PLLC_OUT0                 _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_PLLC3_OUT0                        _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_SRC_PLLA_OUT0                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0_VI_SENSOR2_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0                    _MK_ADDR_CONST(0x65c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_SECURE                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_WORD_COUNT                         0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_RESET_VAL                  _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_RESET_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_READ_MASK                  _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_WRITE_MASK                         _MK_MASK_CONST(0xe000ffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_RANGE                 31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_INIT_ENUM                     CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_PLLP_OUT0                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_PLLC_OUT0                     _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_PLLC3_OUT0                    _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_PLLM_OUT0                     _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_SRC_CLK_M                 _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xffff, CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_RANGE                     15:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0_I2C6_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0                 _MK_ADDR_CONST(0x660)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_RESET_VAL                       _MK_MASK_CONST(0xc0000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_RESET_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_READ_MASK                       _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_WRITE_MASK                      _MK_MASK_CONST(0xe00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x6)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_SRC_CLK_M                   _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0_MIPIBIF_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0                 _MK_ADDR_CONST(0x664)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_SECURE                  0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_WORD_COUNT                      0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_RESET_VAL                       _MK_MASK_CONST(0x60000000)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_RESET_MASK                      _MK_MASK_CONST(0xe00100ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_READ_MASK                       _MK_MASK_CONST(0xe00100ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_WRITE_MASK                      _MK_MASK_CONST(0xe00100ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_SHIFT                   _MK_SHIFT_CONST(29)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_FIELD                   _MK_FIELD_CONST(0x7, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_RANGE                   31:29
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_WOFFSET                 0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_DEFAULT                 _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_INIT_ENUM                       CLK_M
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_PLLM_OUT0                       _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_PLLC_OUT0                       _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_PLLP_OUT0                       _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_CLK_M                   _MK_ENUM_CONST(3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_PLLM_UD                 _MK_ENUM_CONST(4)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_PLLC2_OUT0                      _MK_ENUM_CONST(5)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_PLLC3_OUT0                      _MK_ENUM_CONST(6)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_SHIFT                      _MK_SHIFT_CONST(16)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_FIELD                      _MK_FIELD_CONST(0x1, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_RANGE                      16:16
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_WOFFSET                    0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_DYN_MUX_CTRL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_SHIFT                       _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_FIELD                       _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_RANGE                       7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_WOFFSET                     0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0                      _MK_ADDR_CONST(0x668)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_SECURE                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_WORD_COUNT                   0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_RESET_MASK                   _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_READ_MASK                    _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_WRITE_MASK                   _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_SHIFT                     _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_FIELD                     _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_RANGE                     31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_INIT_ENUM                 PLLP_OUT0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_PLLP_OUT0                 _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_pllC_out0                 _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_PLLC2_OUT0                        _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_SRC_CLK_M                     _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_SHIFT                 _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_FIELD                 _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_RANGE                 7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0_HDMI_AUDIO_CLK_DIVISOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0                        _MK_ADDR_CONST(0x66c)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_SECURE                         0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_WORD_COUNT                     0x1
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_RESET_MASK                     _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_READ_MASK                      _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_WRITE_MASK                     _MK_MASK_CONST(0xc00000ff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_SHIFT                 _MK_SHIFT_CONST(30)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_FIELD                 _MK_FIELD_CONST(0x3, CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_RANGE                 31:30
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_WOFFSET                       0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_DEFAULT                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_INIT_ENUM                     PLLP_OUT3
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_PLLP_OUT3                     _MK_ENUM_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_pllC_out0                     _MK_ENUM_CONST(1)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_PLLC2_OUT0                    _MK_ENUM_CONST(2)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_SRC_CLK_M                 _MK_ENUM_CONST(3)

#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_SHIFT                     _MK_SHIFT_CONST(0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_FIELD                     _MK_FIELD_CONST(0xff, CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_SHIFT)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_RANGE                     7:0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_WOFFSET                   0x0
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0_CLK72MHZ_CLK_DIVISOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARCLK_RST_REGS(_op_) \
_op_(CLK_RST_CONTROLLER_RST_SOURCE_0) \
_op_(CLK_RST_CONTROLLER_RST_DEVICES_L_0) \
_op_(CLK_RST_CONTROLLER_RST_DEVICES_H_0) \
_op_(CLK_RST_CONTROLLER_RST_DEVICES_U_0) \
_op_(CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0) \
_op_(CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0) \
_op_(CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0) \
_op_(CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0) \
_op_(CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0) \
_op_(CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0) \
_op_(CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0) \
_op_(CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0) \
_op_(CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0) \
_op_(CLK_RST_CONTROLLER_CLK_MASK_ARM_0) \
_op_(CLK_RST_CONTROLLER_MISC_CLK_ENB_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPU_CMPLX_0) \
_op_(CLK_RST_CONTROLLER_OSC_CTRL_0) \
_op_(CLK_RST_CONTROLLER_PLL_LFSR_0) \
_op_(CLK_RST_CONTROLLER_OSC_FREQ_DET_0) \
_op_(CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0) \
_op_(CLK_RST_CONTROLLER_PTO_CLK_CNT_CNTL_0) \
_op_(CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0) \
_op_(CLK_RST_CONTROLLER_BOND_OUT_L_0) \
_op_(CLK_RST_CONTROLLER_BOND_OUT_H_0) \
_op_(CLK_RST_CONTROLLER_BOND_OUT_U_0) \
_op_(CLK_RST_CONTROLLER_PLLC_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLC_OUT_0) \
_op_(CLK_RST_CONTROLLER_PLLC_MISC2_0) \
_op_(CLK_RST_CONTROLLER_PLLC_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLM_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLM_OUT_0) \
_op_(CLK_RST_CONTROLLER_PLLM_MISC1_0) \
_op_(CLK_RST_CONTROLLER_PLLM_MISC2_0) \
_op_(CLK_RST_CONTROLLER_PLLP_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLP_OUTA_0) \
_op_(CLK_RST_CONTROLLER_PLLP_OUTB_0) \
_op_(CLK_RST_CONTROLLER_PLLP_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLA_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLA_OUT_0) \
_op_(CLK_RST_CONTROLLER_PLLA_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLU_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLU_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLD_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLD_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLX_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLX_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLS_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLS_MISC_0) \
_op_(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0) \
_op_(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_VI_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2S0_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_LA_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_OSC_0) \
_op_(CLK_RST_CONTROLLER_LOCK_BOND_OUT_0) \
_op_(CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_X_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_DEVICES_X_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_X_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_X_CLR_0) \
_op_(CLK_RST_CONTROLLER_DFLL_BASE_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_L_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_L_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_H_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_H_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_U_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_U_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_L_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_H_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_U_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0) \
_op_(CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0) \
_op_(CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPU_CMPLX_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_DEVICES_V_0) \
_op_(CLK_RST_CONTROLLER_RST_DEVICES_W_0) \
_op_(CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0) \
_op_(CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0) \
_op_(CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0) \
_op_(CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0) \
_op_(CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0) \
_op_(CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_0) \
_op_(CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0) \
_op_(CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0) \
_op_(CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0) \
_op_(CLK_RST_CONTROLLER_BOND_OUT_V_0) \
_op_(CLK_RST_CONTROLLER_BOND_OUT_W_0) \
_op_(CLK_RST_CONTROLLER_BOND_OUT_X_0) \
_op_(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0) \
_op_(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DAM1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DAM2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SE_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_V_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_V_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_W_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_DEV_W_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_V_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_W_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0) \
_op_(CLK_RST_CONTROLLER_RST_CPULP_CMPLX_SET_0) \
_op_(CLK_RST_CONTROLLER_RST_CPULP_CMPLX_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_SET_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPULP_CMPLX_CLR_0) \
_op_(CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0) \
_op_(CLK_RST_CONTROLLER_INTSTATUS_0) \
_op_(CLK_RST_CONTROLLER_INTMASK_0) \
_op_(CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0) \
_op_(CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0) \
_op_(CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0) \
_op_(CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S0_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0) \
_op_(CLK_RST_CONTROLLER_PLLD2_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLD2_MISC_0) \
_op_(CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_F_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_R_0) \
_op_(CLK_RST_CONTROLLER_PLLC2_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLC2_MISC_0_0) \
_op_(CLK_RST_CONTROLLER_PLLC2_MISC_1_0) \
_op_(CLK_RST_CONTROLLER_PLLC2_MISC_2_0) \
_op_(CLK_RST_CONTROLLER_PLLC2_MISC_3_0) \
_op_(CLK_RST_CONTROLLER_PLLC3_BASE_0) \
_op_(CLK_RST_CONTROLLER_PLLC3_MISC_0_0) \
_op_(CLK_RST_CONTROLLER_PLLC3_MISC_1_0) \
_op_(CLK_RST_CONTROLLER_PLLC3_MISC_2_0) \
_op_(CLK_RST_CONTROLLER_PLLC3_MISC_3_0) \
_op_(CLK_RST_CONTROLLER_PLLX_MISC_1_0) \
_op_(CLK_RST_CONTROLLER_PLLX_MISC_2_0) \
_op_(CLK_RST_CONTROLLER_PLLX_MISC_3_0) \
_op_(CLK_RST_CONTROLLER_PLLP_RESHIFT_0) \
_op_(CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPU_MISC_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPUG_MISC_0) \
_op_(CLK_RST_CONTROLLER_CLK_CPULP_MISC_0) \
_op_(CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0) \
_op_(CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0) \
_op_(CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0) \
_op_(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0) \
_op_(CLK_RST_CONTROLLER_SUPER_GR3D_CLK_DIVIDER_0) \
_op_(CLK_RST_CONTROLLER_SPARE_REG0_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC0_0) \
_op_(CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_F_L2_0) \
_op_(CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_TRACECLKIN_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_ADX0_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_AMX0_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DMIC0_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_ISP_SAPOR_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_AUDIO_0) \
_op_(CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_CLK_RST_CONTROLLER 0x00000000

//
// ARCLK_RST REGISTER BANKS
//

#define CLK_RST_CONTROLLER0_FIRST_REG 0x0000 // CLK_RST_CONTROLLER_RST_SOURCE_0
#define CLK_RST_CONTROLLER0_LAST_REG 0x0018 // CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0
#define CLK_RST_CONTROLLER1_FIRST_REG 0x0020 // CLK_RST_CONTROLLER_CCLK_BURST_POLICY_0
#define CLK_RST_CONTROLLER1_LAST_REG 0x0030 // CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0
#define CLK_RST_CONTROLLER2_FIRST_REG 0x0040 // CLK_RST_CONTROLLER_COP_CLK_SKIP_POLICY_0
#define CLK_RST_CONTROLLER2_LAST_REG 0x0064 // CLK_RST_CONTROLLER_PTO_CLK_CNT_STATUS_0
#define CLK_RST_CONTROLLER3_FIRST_REG 0x0070 // CLK_RST_CONTROLLER_BOND_OUT_L_0
#define CLK_RST_CONTROLLER3_LAST_REG 0x0078 // CLK_RST_CONTROLLER_BOND_OUT_U_0
#define CLK_RST_CONTROLLER4_FIRST_REG 0x0080 // CLK_RST_CONTROLLER_PLLC_BASE_0
#define CLK_RST_CONTROLLER4_LAST_REG 0x00b4 // CLK_RST_CONTROLLER_PLLA_OUT_0
#define CLK_RST_CONTROLLER5_FIRST_REG 0x00bc // CLK_RST_CONTROLLER_PLLA_MISC_0
#define CLK_RST_CONTROLLER5_LAST_REG 0x00c0 // CLK_RST_CONTROLLER_PLLU_BASE_0
#define CLK_RST_CONTROLLER6_FIRST_REG 0x00cc // CLK_RST_CONTROLLER_PLLU_MISC_0
#define CLK_RST_CONTROLLER6_LAST_REG 0x00d0 // CLK_RST_CONTROLLER_PLLD_BASE_0
#define CLK_RST_CONTROLLER7_FIRST_REG 0x00dc // CLK_RST_CONTROLLER_PLLD_MISC_0
#define CLK_RST_CONTROLLER7_LAST_REG 0x00e4 // CLK_RST_CONTROLLER_PLLX_MISC_0
#define CLK_RST_CONTROLLER8_FIRST_REG 0x00f0 // CLK_RST_CONTROLLER_PLLS_BASE_0
#define CLK_RST_CONTROLLER8_LAST_REG 0x0104 // CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0
#define CLK_RST_CONTROLLER9_FIRST_REG 0x0110 // CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0
#define CLK_RST_CONTROLLER9_LAST_REG 0x0110 // CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0
#define CLK_RST_CONTROLLER10_FIRST_REG 0x0118 // CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0
#define CLK_RST_CONTROLLER10_LAST_REG 0x011c // CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0
#define CLK_RST_CONTROLLER11_FIRST_REG 0x0124 // CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0
#define CLK_RST_CONTROLLER11_LAST_REG 0x0128 // CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0
#define CLK_RST_CONTROLLER12_FIRST_REG 0x0134 // CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0
#define CLK_RST_CONTROLLER12_LAST_REG 0x013c // CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0
#define CLK_RST_CONTROLLER13_FIRST_REG 0x0148 // CLK_RST_CONTROLLER_CLK_SOURCE_VI_0
#define CLK_RST_CONTROLLER13_LAST_REG 0x0148 // CLK_RST_CONTROLLER_CLK_SOURCE_VI_0
#define CLK_RST_CONTROLLER14_FIRST_REG 0x0150 // CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0
#define CLK_RST_CONTROLLER14_LAST_REG 0x0150 // CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0
#define CLK_RST_CONTROLLER15_FIRST_REG 0x0158 // CLK_RST_CONTROLLER_CLK_SOURCE_G3D_0
#define CLK_RST_CONTROLLER15_LAST_REG 0x015c // CLK_RST_CONTROLLER_CLK_SOURCE_G2D_0
#define CLK_RST_CONTROLLER16_FIRST_REG 0x0164 // CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0
#define CLK_RST_CONTROLLER16_LAST_REG 0x0164 // CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0
#define CLK_RST_CONTROLLER17_FIRST_REG 0x016c // CLK_RST_CONTROLLER_CLK_SOURCE_EPP_0
#define CLK_RST_CONTROLLER17_LAST_REG 0x0170 // CLK_RST_CONTROLLER_CLK_SOURCE_MPE_0
#define CLK_RST_CONTROLLER18_FIRST_REG 0x0178 // CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0
#define CLK_RST_CONTROLLER18_LAST_REG 0x0180 // CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0
#define CLK_RST_CONTROLLER19_FIRST_REG 0x018c // CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0
#define CLK_RST_CONTROLLER19_LAST_REG 0x018c // CLK_RST_CONTROLLER_CLK_SOURCE_HDMI_0
#define CLK_RST_CONTROLLER20_FIRST_REG 0x0198 // CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0
#define CLK_RST_CONTROLLER20_LAST_REG 0x01a0 // CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0
#define CLK_RST_CONTROLLER21_FIRST_REG 0x01a8 // CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0
#define CLK_RST_CONTROLLER21_LAST_REG 0x01a8 // CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0
#define CLK_RST_CONTROLLER22_FIRST_REG 0x01b8 // CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0
#define CLK_RST_CONTROLLER22_LAST_REG 0x01c0 // CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0
#define CLK_RST_CONTROLLER23_FIRST_REG 0x01c8 // CLK_RST_CONTROLLER_CLK_SOURCE_VDE_0
#define CLK_RST_CONTROLLER23_LAST_REG 0x01cc // CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0
#define CLK_RST_CONTROLLER24_FIRST_REG 0x01d4 // CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0
#define CLK_RST_CONTROLLER24_LAST_REG 0x01dc // CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0
#define CLK_RST_CONTROLLER25_FIRST_REG 0x01f0 // CLK_RST_CONTROLLER_CLK_SOURCE_MSENC_0
#define CLK_RST_CONTROLLER25_LAST_REG 0x0200 // CLK_RST_CONTROLLER_LOCK_BOND_OUT_0
#define CLK_RST_CONTROLLER26_FIRST_REG 0x0280 // CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0
#define CLK_RST_CONTROLLER26_LAST_REG 0x0294 // CLK_RST_CONTROLLER_RST_DEV_X_CLR_0
#define CLK_RST_CONTROLLER27_FIRST_REG 0x02f4 // CLK_RST_CONTROLLER_DFLL_BASE_0
#define CLK_RST_CONTROLLER27_LAST_REG 0x02f4 // CLK_RST_CONTROLLER_DFLL_BASE_0
#define CLK_RST_CONTROLLER28_FIRST_REG 0x0300 // CLK_RST_CONTROLLER_RST_DEV_L_SET_0
#define CLK_RST_CONTROLLER28_LAST_REG 0x0314 // CLK_RST_CONTROLLER_RST_DEV_U_CLR_0
#define CLK_RST_CONTROLLER29_FIRST_REG 0x0320 // CLK_RST_CONTROLLER_CLK_ENB_L_SET_0
#define CLK_RST_CONTROLLER29_LAST_REG 0x0334 // CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0
#define CLK_RST_CONTROLLER30_FIRST_REG 0x033c // CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0
#define CLK_RST_CONTROLLER30_LAST_REG 0x034c // CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR_0
#define CLK_RST_CONTROLLER31_FIRST_REG 0x0358 // CLK_RST_CONTROLLER_RST_DEVICES_V_0
#define CLK_RST_CONTROLLER31_LAST_REG 0x0388 // CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0
#define CLK_RST_CONTROLLER32_FIRST_REG 0x0390 // CLK_RST_CONTROLLER_BOND_OUT_V_0
#define CLK_RST_CONTROLLER32_LAST_REG 0x0398 // CLK_RST_CONTROLLER_BOND_OUT_X_0
#define CLK_RST_CONTROLLER33_FIRST_REG 0x03a0 // CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0
#define CLK_RST_CONTROLLER33_LAST_REG 0x03a4 // CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0
#define CLK_RST_CONTROLLER34_FIRST_REG 0x03b0 // CLK_RST_CONTROLLER_CLK_SOURCE_G3D2_0
#define CLK_RST_CONTROLLER34_LAST_REG 0x03c4 // CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0
#define CLK_RST_CONTROLLER35_FIRST_REG 0x03d0 // CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0
#define CLK_RST_CONTROLLER35_LAST_REG 0x03d0 // CLK_RST_CONTROLLER_CLK_SOURCE_AUDIO_0
#define CLK_RST_CONTROLLER36_FIRST_REG 0x03d8 // CLK_RST_CONTROLLER_CLK_SOURCE_DAM0_0
#define CLK_RST_CONTROLLER36_LAST_REG 0x03ec // CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0
#define CLK_RST_CONTROLLER37_FIRST_REG 0x03fc // CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0
#define CLK_RST_CONTROLLER37_LAST_REG 0x0400 // CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0
#define CLK_RST_CONTROLLER38_FIRST_REG 0x0428 // CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0
#define CLK_RST_CONTROLLER38_LAST_REG 0x0470 // CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0
#define CLK_RST_CONTROLLER39_FIRST_REG 0x0478 // CLK_RST_CONTROLLER_INTSTATUS_0
#define CLK_RST_CONTROLLER39_LAST_REG 0x0488 // CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0
#define CLK_RST_CONTROLLER40_FIRST_REG 0x049c // CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0
#define CLK_RST_CONTROLLER40_LAST_REG 0x04b0 // CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0
#define CLK_RST_CONTROLLER41_FIRST_REG 0x04b8 // CLK_RST_CONTROLLER_PLLD2_BASE_0
#define CLK_RST_CONTROLLER41_LAST_REG 0x04c0 // CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0
#define CLK_RST_CONTROLLER42_FIRST_REG 0x04d0 // CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0
#define CLK_RST_CONTROLLER42_LAST_REG 0x0518 // CLK_RST_CONTROLLER_PLLX_MISC_3_0
#define CLK_RST_CONTROLLER43_FIRST_REG 0x0528 // CLK_RST_CONTROLLER_PLLP_RESHIFT_0
#define CLK_RST_CONTROLLER43_LAST_REG 0x052c // CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0
#define CLK_RST_CONTROLLER44_FIRST_REG 0x053c // CLK_RST_CONTROLLER_CLK_CPU_MISC_0
#define CLK_RST_CONTROLLER44_LAST_REG 0x056c // CLK_RST_CONTROLLER_CPU_FINETRIM_R_L2_0
#define CLK_RST_CONTROLLER45_FIRST_REG 0x0614 // CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0
#define CLK_RST_CONTROLLER45_LAST_REG 0x0614 // CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0
#define CLK_RST_CONTROLLER46_FIRST_REG 0x061c // CLK_RST_CONTROLLER_CLK_SOURCE_CILE_0
#define CLK_RST_CONTROLLER46_LAST_REG 0x0620 // CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0
#define CLK_RST_CONTROLLER47_FIRST_REG 0x0628 // CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0
#define CLK_RST_CONTROLLER47_LAST_REG 0x066c // CLK_RST_CONTROLLER_CLK_SOURCE_CLK72MHZ_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARCLK_RST_H_INC_
