+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/to_rst_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[2]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                        TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/drdyi_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[1]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/status_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD1_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/status_reg[3]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_reg[1]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD3_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/status_reg[2]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD4_reg[2]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD2_reg[0]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                    TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/status_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                       TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/pD0_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                     TEST_i/SDDR_TT_M_wrapper_0/U0/SDDR_TT_M_i/SDDR_TT_0/U0/iwaiting_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
