{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543614905279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543614905279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador_v1_uniciclo 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Processador_v1_uniciclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543614905294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543614905373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543614905373 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543614905915 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543614905951 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543614906473 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "178 178 " "No exact pin location assignment(s) for 178 pins of 178 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543614906832 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1543614916387 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_Sistema~inputCLKENA0 61 global CLKCTRL_G10 " "Clock_Sistema~inputCLKENA0 with 61 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543614918092 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543614918092 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543614918092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543614918099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543614918100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543614918102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543614918103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543614918103 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543614918103 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "278 " "The Timing Analyzer is analyzing 278 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543614919395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador_v1_uniciclo.sdc " "Synopsys Design Constraints File file not found: 'Processador_v1_uniciclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543614919396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543614919397 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[15\]~50\|combout " "Node \"G18\|SAIDA\[15\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|datac " "Node \"G16\|Mux0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|combout " "Node \"G16\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[15\]~50\|datad " "Node \"G18\|SAIDA\[15\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~58\|dataa " "Node \"G16\|Add0~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~58\|sumout " "Node \"G16\|Add0~58\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|datae " "Node \"G16\|Mux0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~28\|dataa " "Node \"G16\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~28\|sumout " "Node \"G16\|Add1~28\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|datad " "Node \"G16\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919401 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919401 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[14\]~48\|combout " "Node \"G18\|SAIDA\[14\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~24\|datad " "Node \"G16\|Add1~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~24\|sumout " "Node \"G16\|Add1~24\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|datad " "Node \"G16\|Mux1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|combout " "Node \"G16\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[14\]~48\|datad " "Node \"G18\|SAIDA\[14\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|datac " "Node \"G16\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~54\|datad " "Node \"G16\|Add0~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~54\|sumout " "Node \"G16\|Add0~54\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|datae " "Node \"G16\|Mux1~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[14\]~11\|datac " "Node \"G14\|SAIDA\[14\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[14\]~11\|combout " "Node \"G14\|SAIDA\[14\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~54\|dataf " "Node \"G16\|Add0~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~24\|dataf " "Node \"G16\|Add1~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919402 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919402 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[13\]~46\|combout " "Node \"G18\|SAIDA\[13\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~20\|datad " "Node \"G16\|Add1~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~20\|sumout " "Node \"G16\|Add1~20\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|datad " "Node \"G16\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|combout " "Node \"G16\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[13\]~46\|datad " "Node \"G18\|SAIDA\[13\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|datac " "Node \"G16\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~50\|datad " "Node \"G16\|Add0~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~50\|sumout " "Node \"G16\|Add0~50\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|datae " "Node \"G16\|Mux2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[13\]~10\|datac " "Node \"G14\|SAIDA\[13\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[13\]~10\|combout " "Node \"G14\|SAIDA\[13\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~50\|dataf " "Node \"G16\|Add0~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~20\|dataf " "Node \"G16\|Add1~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919403 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[12\]~44\|combout " "Node \"G18\|SAIDA\[12\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|datac " "Node \"G16\|Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|combout " "Node \"G16\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[12\]~44\|datad " "Node \"G18\|SAIDA\[12\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~48\|datad " "Node \"G16\|Add1~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~48\|sumout " "Node \"G16\|Add1~48\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|datad " "Node \"G16\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~46\|datad " "Node \"G16\|Add0~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~46\|sumout " "Node \"G16\|Add0~46\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|datae " "Node \"G16\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[12\]~14\|datac " "Node \"G14\|SAIDA\[12\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[12\]~14\|combout " "Node \"G14\|SAIDA\[12\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~46\|dataf " "Node \"G16\|Add0~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~48\|dataf " "Node \"G16\|Add1~48\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919403 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919403 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[11\]~42\|combout " "Node \"G18\|SAIDA\[11\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|datac " "Node \"G16\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|combout " "Node \"G16\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[11\]~42\|datad " "Node \"G18\|SAIDA\[11\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~44\|datad " "Node \"G16\|Add1~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~44\|sumout " "Node \"G16\|Add1~44\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|datad " "Node \"G16\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~42\|datad " "Node \"G16\|Add0~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~42\|sumout " "Node \"G16\|Add0~42\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|datae " "Node \"G16\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[11\]~13\|datac " "Node \"G14\|SAIDA\[11\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[11\]~13\|combout " "Node \"G14\|SAIDA\[11\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~42\|dataf " "Node \"G16\|Add0~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~44\|dataf " "Node \"G16\|Add1~44\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919404 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[10\]~40\|combout " "Node \"G18\|SAIDA\[10\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|datac " "Node \"G16\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|combout " "Node \"G16\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[10\]~40\|datad " "Node \"G18\|SAIDA\[10\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~76\|datad " "Node \"G16\|Add1~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~76\|sumout " "Node \"G16\|Add1~76\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|datad " "Node \"G16\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~38\|datad " "Node \"G16\|Add0~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~38\|sumout " "Node \"G16\|Add0~38\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|datae " "Node \"G16\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[10\]~19\|datac " "Node \"G14\|SAIDA\[10\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[10\]~19\|combout " "Node \"G14\|SAIDA\[10\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~38\|dataf " "Node \"G16\|Add0~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~76\|dataf " "Node \"G16\|Add1~76\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919404 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919404 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[9\]~38\|combout " "Node \"G18\|SAIDA\[9\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|datac " "Node \"G16\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|combout " "Node \"G16\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[9\]~38\|datad " "Node \"G18\|SAIDA\[9\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~72\|datad " "Node \"G16\|Add1~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~72\|sumout " "Node \"G16\|Add1~72\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|datad " "Node \"G16\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~34\|datad " "Node \"G16\|Add0~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~34\|sumout " "Node \"G16\|Add0~34\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|datae " "Node \"G16\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[9\]~18\|datac " "Node \"G14\|SAIDA\[9\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[9\]~18\|combout " "Node \"G14\|SAIDA\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~34\|dataf " "Node \"G16\|Add0~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~72\|dataf " "Node \"G16\|Add1~72\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919405 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[8\]~36\|combout " "Node \"G18\|SAIDA\[8\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|datac " "Node \"G16\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|combout " "Node \"G16\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[8\]~36\|datad " "Node \"G18\|SAIDA\[8\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~68\|datad " "Node \"G16\|Add1~68\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~68\|sumout " "Node \"G16\|Add1~68\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|datad " "Node \"G16\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~30\|datad " "Node \"G16\|Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~30\|sumout " "Node \"G16\|Add0~30\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|datae " "Node \"G16\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[8\]~17\|datac " "Node \"G14\|SAIDA\[8\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[8\]~17\|combout " "Node \"G14\|SAIDA\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~30\|dataf " "Node \"G16\|Add0~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~68\|dataf " "Node \"G16\|Add1~68\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919405 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919405 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[7\]~34\|combout " "Node \"G18\|SAIDA\[7\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|datac " "Node \"G16\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|combout " "Node \"G16\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[7\]~34\|datad " "Node \"G18\|SAIDA\[7\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~64\|datad " "Node \"G16\|Add1~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~64\|sumout " "Node \"G16\|Add1~64\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|datad " "Node \"G16\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~26\|datad " "Node \"G16\|Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~26\|sumout " "Node \"G16\|Add0~26\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|datae " "Node \"G16\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[7\]~16\|datac " "Node \"G14\|SAIDA\[7\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[7\]~16\|combout " "Node \"G14\|SAIDA\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~26\|dataf " "Node \"G16\|Add0~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~64\|dataf " "Node \"G16\|Add1~64\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919406 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[6\]~32\|combout " "Node \"G18\|SAIDA\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|datac " "Node \"G16\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|combout " "Node \"G16\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[6\]~32\|datac " "Node \"G18\|SAIDA\[6\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~60\|datad " "Node \"G16\|Add1~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~60\|sumout " "Node \"G16\|Add1~60\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|datad " "Node \"G16\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~22\|datad " "Node \"G16\|Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~22\|sumout " "Node \"G16\|Add0~22\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|datae " "Node \"G16\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[6\]~15\|datac " "Node \"G14\|SAIDA\[6\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[6\]~15\|combout " "Node \"G14\|SAIDA\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~22\|dataf " "Node \"G16\|Add0~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~60\|dataf " "Node \"G16\|Add1~60\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919406 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[5\]~30\|combout " "Node \"G18\|SAIDA\[5\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|datac " "Node \"G16\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|combout " "Node \"G16\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[5\]~30\|datac " "Node \"G18\|SAIDA\[5\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~40\|datad " "Node \"G16\|Add1~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~40\|sumout " "Node \"G16\|Add1~40\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|datad " "Node \"G16\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~18\|datad " "Node \"G16\|Add0~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~18\|sumout " "Node \"G16\|Add0~18\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|datae " "Node \"G16\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[5\]~12\|datac " "Node \"G14\|SAIDA\[5\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[5\]~12\|combout " "Node \"G14\|SAIDA\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~18\|dataf " "Node \"G16\|Add0~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~40\|dataf " "Node \"G16\|Add1~40\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919406 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919406 ""}
{ "Warning" "WSTA_SCC_LOOP" "223 " "Found combinational loop of 223 nodes" { { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|dataf " "Node \"G17\|ram~272\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|combout " "Node \"G17\|ram~272\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|dataa " "Node \"G18\|SAIDA\[1\]~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|combout " "Node \"G18\|SAIDA\[1\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|datac " "Node \"G16\|Add1~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|cout " "Node \"G16\|Add1~52\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|cin " "Node \"G16\|Add1~56\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|sumout " "Node \"G16\|Add1~56\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|datac " "Node \"G16\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|combout " "Node \"G16\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|datad " "Node \"G17\|ram~272\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|dataf " "Node \"G17\|ram~313\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|combout " "Node \"G17\|ram~313\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|datad " "Node \"G17\|ram~305\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|combout " "Node \"G17\|ram~305\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datad " "Node \"G18\|SAIDA\[0\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|combout " "Node \"G18\|SAIDA\[0\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~28\|datad " "Node \"G18\|SAIDA\[0\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~28\|combout " "Node \"G18\|SAIDA\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~16\|datac " "Node \"G16\|Add1~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~16\|cout " "Node \"G16\|Add1~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|cin " "Node \"G16\|Add1~52\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|sumout " "Node \"G16\|Add1~52\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|datad " "Node \"G16\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|combout " "Node \"G16\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|datae " "Node \"G17\|ram~272\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|datae " "Node \"G17\|ram~313\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|dataa " "Node \"G18\|SAIDA\[0\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|combout " "Node \"G18\|SAIDA\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datac " "Node \"G18\|SAIDA\[0\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|datae " "Node \"G17\|ram~305\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|datae " "Node \"G17\|ram~433\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|combout " "Node \"G17\|ram~433\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|dataf " "Node \"G17\|ram~305\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|datae " "Node \"G17\|ram~309\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|combout " "Node \"G17\|ram~309\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datae " "Node \"G18\|SAIDA\[0\]~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|datae " "Node \"G17\|ram~437\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|combout " "Node \"G17\|ram~437\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|dataf " "Node \"G17\|ram~309\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|datae " "Node \"G17\|ram~281\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|combout " "Node \"G17\|ram~281\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datac " "Node \"G18\|SAIDA\[2\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|combout " "Node \"G18\|SAIDA\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~1\|datad " "Node \"G16\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~1\|combout " "Node \"G16\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|datad " "Node \"G16\|Mux13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|datac " "Node \"G16\|Add1~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|cout " "Node \"G16\|Add1~56\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|cin " "Node \"G16\|Add1~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|sumout " "Node \"G16\|Add1~32\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|datac " "Node \"G16\|Mux12~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|combout " "Node \"G16\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|dataa " "Node \"G18\|SAIDA\[0\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|datab " "Node \"G18\|SAIDA\[1\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|combout " "Node \"G18\|SAIDA\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~17\|datac " "Node \"G18\|SAIDA\[2\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~17\|combout " "Node \"G18\|SAIDA\[2\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datae " "Node \"G18\|SAIDA\[2\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datab " "Node \"G18\|SAIDA\[4\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|combout " "Node \"G18\|SAIDA\[4\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~36\|datac " "Node \"G16\|Add1~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~36\|sumout " "Node \"G16\|Add1~36\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|datac " "Node \"G16\|Mux11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|combout " "Node \"G16\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datab " "Node \"G18\|SAIDA\[0\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|datab " "Node \"G18\|SAIDA\[0\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datac " "Node \"G18\|SAIDA\[4\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|datad " "Node \"G18\|SAIDA\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|combout " "Node \"G18\|SAIDA\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|dataf " "Node \"G18\|SAIDA\[1\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|combout " "Node \"G18\|SAIDA\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|datac " "Node \"G16\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datae " "Node \"G18\|SAIDA\[1\]~51\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~12\|datac " "Node \"G18\|SAIDA\[1\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~12\|combout " "Node \"G18\|SAIDA\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|dataa " "Node \"G18\|SAIDA\[2\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|dataa " "Node \"G18\|SAIDA\[3\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|combout " "Node \"G18\|SAIDA\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~1\|datad " "Node \"G16\|Mux12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~1\|combout " "Node \"G16\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|datad " "Node \"G16\|Mux12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|datac " "Node \"G16\|Add1~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|cout " "Node \"G16\|Add1~32\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~36\|cin " "Node \"G16\|Add1~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|datac " "Node \"G16\|Add0~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|sumout " "Node \"G16\|Add0~62\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|datae " "Node \"G16\|Mux12~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|cout " "Node \"G16\|Add0~62\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~66\|cin " "Node \"G16\|Add0~66\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~66\|sumout " "Node \"G16\|Add0~66\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|datae " "Node \"G16\|Mux11~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datab " "Node \"G18\|SAIDA\[1\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datac " "Node \"G18\|SAIDA\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "rtl~17\|datab " "Node \"rtl~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "rtl~17\|combout " "Node \"rtl~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datab " "Node \"G18\|SAIDA\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~13\|datac " "Node \"G18\|SAIDA\[1\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~13\|combout " "Node \"G18\|SAIDA\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datab " "Node \"G18\|SAIDA\[2\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datad " "Node \"G18\|SAIDA\[1\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datae " "Node \"G18\|SAIDA\[1\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datad " "Node \"G18\|SAIDA\[3\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|combout " "Node \"G18\|SAIDA\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datae " "Node \"G18\|SAIDA\[3\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|datac " "Node \"G18\|SAIDA\[1\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~1\|datad " "Node \"G16\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~1\|combout " "Node \"G16\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|datad " "Node \"G16\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~66\|datac " "Node \"G16\|Add0~66\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|datab " "Node \"G18\|SAIDA\[4\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|combout " "Node \"G18\|SAIDA\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|dataf " "Node \"G18\|SAIDA\[4\]~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|datac " "Node \"G18\|SAIDA\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~12\|datab " "Node \"G18\|SAIDA\[1\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "rtl~17\|dataa " "Node \"rtl~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~13\|datab " "Node \"G18\|SAIDA\[1\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datac " "Node \"G18\|SAIDA\[3\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|datac " "Node \"G16\|Add0~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|cout " "Node \"G16\|Add0~74\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|cin " "Node \"G16\|Add0~62\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|sumout " "Node \"G16\|Add0~74\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|datae " "Node \"G16\|Mux13~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|datae " "Node \"G17\|ram~321\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|combout " "Node \"G17\|ram~321\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|dataf " "Node \"G17\|ram~281\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|datae " "Node \"G17\|ram~285\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|combout " "Node \"G17\|ram~285\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datad " "Node \"G18\|SAIDA\[2\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|datae " "Node \"G17\|ram~325\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|combout " "Node \"G17\|ram~325\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|dataf " "Node \"G17\|ram~285\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|dataa " "Node \"G18\|SAIDA\[1\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|datae " "Node \"G17\|ram~297\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|combout " "Node \"G17\|ram~297\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datad " "Node \"G18\|SAIDA\[4\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|datae " "Node \"G17\|ram~337\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|combout " "Node \"G17\|ram~337\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|dataf " "Node \"G17\|ram~297\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|datae " "Node \"G17\|ram~301\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|combout " "Node \"G17\|ram~301\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datae " "Node \"G18\|SAIDA\[4\]~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|datae " "Node \"G17\|ram~341\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|combout " "Node \"G17\|ram~341\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|dataf " "Node \"G17\|ram~301\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|dataa " "Node \"G18\|SAIDA\[4\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|datae " "Node \"G17\|ram~289\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|combout " "Node \"G17\|ram~289\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datac " "Node \"G18\|SAIDA\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|datae " "Node \"G17\|ram~329\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|combout " "Node \"G17\|ram~329\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|dataf " "Node \"G17\|ram~289\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|datae " "Node \"G17\|ram~293\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|combout " "Node \"G17\|ram~293\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datad " "Node \"G18\|SAIDA\[3\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|datae " "Node \"G17\|ram~333\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|combout " "Node \"G17\|ram~333\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|dataf " "Node \"G17\|ram~293\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|datab " "Node \"G18\|SAIDA\[1\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|datae " "Node \"G17\|ram~276\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|combout " "Node \"G17\|ram~276\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datac " "Node \"G18\|SAIDA\[1\]~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datad " "Node \"G18\|SAIDA\[1\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|datae " "Node \"G17\|ram~317\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|combout " "Node \"G17\|ram~317\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|dataf " "Node \"G17\|ram~276\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datab " "Node \"G18\|SAIDA\[3\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~16\|sumout " "Node \"G16\|Add1~16\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|datad " "Node \"G16\|Mux15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|combout " "Node \"G16\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|datad " "Node \"G17\|ram~313\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~28\|datac " "Node \"G18\|SAIDA\[0\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|datad " "Node \"G17\|ram~433\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|datad " "Node \"G17\|ram~437\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|datad " "Node \"G17\|ram~321\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|datad " "Node \"G17\|ram~325\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|datad " "Node \"G17\|ram~337\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|datad " "Node \"G17\|ram~341\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|datad " "Node \"G17\|ram~329\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|datad " "Node \"G17\|ram~333\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|datad " "Node \"G17\|ram~317\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|datae " "Node \"G17\|ram~280\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|combout " "Node \"G17\|ram~280\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|datac " "Node \"G18\|SAIDA\[0\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|datac " "Node \"G18\|SAIDA\[4\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|dataf " "Node \"G18\|SAIDA\[1\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datae " "Node \"G18\|SAIDA\[3\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|datad " "Node \"G18\|SAIDA\[1\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~1\|dataa " "Node \"G16\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~1\|combout " "Node \"G16\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|datae " "Node \"G16\|Mux15~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|dataf " "Node \"G17\|ram~280\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~14\|datac " "Node \"G16\|Add0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~14\|sumout " "Node \"G16\|Add0~14\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|dataa " "Node \"G16\|Mux15~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|datab " "Node \"G17\|ram~280\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~14\|cout " "Node \"G16\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|cin " "Node \"G16\|Add0~70\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|sumout " "Node \"G16\|Add0~70\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|datae " "Node \"G16\|Mux14~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|cout " "Node \"G16\|Add0~70\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|cin " "Node \"G16\|Add0~74\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|dataf " "Node \"G17\|ram~433\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|datad " "Node \"G17\|ram~309\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|dataf " "Node \"G17\|ram~437\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|datad " "Node \"G17\|ram~281\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|dataf " "Node \"G17\|ram~321\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|datad " "Node \"G17\|ram~285\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|dataf " "Node \"G17\|ram~325\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~17\|datab " "Node \"G18\|SAIDA\[2\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|datad " "Node \"G17\|ram~297\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|dataf " "Node \"G17\|ram~337\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|datad " "Node \"G17\|ram~301\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|dataf " "Node \"G17\|ram~341\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|datad " "Node \"G17\|ram~289\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|dataf " "Node \"G17\|ram~329\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|datad " "Node \"G17\|ram~293\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|dataf " "Node \"G17\|ram~333\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|datad " "Node \"G17\|ram~276\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|dataf " "Node \"G17\|ram~317\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|dataa " "Node \"G17\|ram~280\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|datac " "Node \"G16\|Add0~70\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datab " "Node \"G18\|SAIDA\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543614919408 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } } { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543614919408 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "223 " "Design contains combinational loop of 223 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1543614919413 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add0~14\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add0~14\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add0~62\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add0~62\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add0~66\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add0~66\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~70\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add0~70\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add0~74\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add0~74\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|dataa  to: rtl~17\|combout " "From: G16\|Add1~16\|dataa  to: rtl~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datad  to: rtl~17\|combout " "From: G16\|Add1~16\|datad  to: rtl~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add1~32\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add1~32\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add1~36\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add1~36\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~52\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add1~52\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Add1~56\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datad  to: G16\|Add1~16\|sumout " "From: G16\|Add1~56\|datad  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Mux11~1\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|datae  to: G16\|Add1~16\|sumout " "From: G16\|Mux11~1\|datae  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Mux12~1\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|datae  to: G16\|Add1~16\|sumout " "From: G16\|Mux12~1\|datae  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|dataa  to: G16\|Add1~16\|sumout " "From: G16\|Mux13~1\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|datae  to: G16\|Add1~16\|sumout " "From: G16\|Mux13~1\|datae  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux15~1\|datab  to: G16\|Add1~16\|sumout " "From: G16\|Mux15~1\|datab  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[0\]~28\|dataa  to: G16\|Add1~16\|sumout " "From: G18\|SAIDA\[0\]~28\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[1\]~15\|dataa  to: G16\|Add1~16\|sumout " "From: G18\|SAIDA\[1\]~15\|dataa  to: G16\|Add1~16\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543614919426 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543614919426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543614919436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543614919436 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543614919439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543614919569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543614919570 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543614919570 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543614919686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543614926252 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1543614927160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543614931630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543614939730 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543614946086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543614946086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543614948692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Final_Judgment_Processor/Processador_v1_uniciclo/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543614960956 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543614960956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543614985544 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543614985544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543614985562 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.37 " "Total time spent on timing analysis during the Fitter is 7.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543614988588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543614988650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543614989973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543614989974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543614992713 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543615003632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Final_Judgment_Processor/Processador_v1_uniciclo/output_files/Processador_v1_uniciclo.fit.smsg " "Generated suppressed messages file C:/Final_Judgment_Processor/Processador_v1_uniciclo/output_files/Processador_v1_uniciclo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543615004249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 392 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 392 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6808 " "Peak virtual memory: 6808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543615005322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 17:56:45 2018 " "Processing ended: Fri Nov 30 17:56:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543615005322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543615005322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543615005322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543615005322 ""}
