Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 19 19:03:39 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             136 |           40 |
| Yes          | No                    | Yes                    |              41 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+
|    Clock Signal    |            Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | u_uart_tx/tx_pin_i_1_n_0            | u_uart_tx/rst_cnt_reg[6]      |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG |                                     | u_uart_tx/rst_cnt_reg[6]      |                2 |              2 |         1.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/rd_ptr[3]_i_1_n_0       | u_uart_mmio/rst_cnt_reg[6][0] |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/count_reg[2]_0[0]       | u_uart_mmio/rst_cnt_reg[6][0] |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/p_0_in[1]               | u_uart_mmio/rst_cnt_reg[6][0] |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_pc_reg/sel                        | u_uart_mmio/rst_cnt_reg[6][0] |                2 |              5 |         2.50 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/count[4]_i_1_n_0        | u_uart_mmio/rst_cnt_reg[6][0] |                4 |              5 |         1.25 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[0][7]_i_1_n_0  |                               |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[11][7]_i_1_n_0 |                               |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[10][7]_i_1_n_0 |                               |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[3][7]_i_1_n_0  |                               |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[13][7]_i_1_n_0 |                               |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[14][7]_i_1_n_0 |                               |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[1][7]_i_1_n_0  |                               |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[2][7]_i_1_n_0  |                               |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[15][7]_i_1_n_0 |                               |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[4][7]_i_1_n_0  |                               |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[9][7]_i_1_n_0  |                               |                5 |              8 |         1.60 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[6][7]_i_1_n_0  |                               |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[8][7]_i_1_n_0  |                               |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[7][7]_i_1_n_0  |                               |                4 |              8 |         2.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[5][7]_i_1_n_0  |                               |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/fifo_mem[12][7]_i_1_n_0 |                               |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/rst_cnt_reg[6][0]       |                               |                4 |              8 |         2.00 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/E[0]                    | u_uart_tx/rst_cnt_reg[6]      |                2 |              9 |         4.50 |
|  sys_clk_IBUF_BUFG | u_uart_mmio/state_reg[0]            | u_uart_tx/rst_cnt_reg[6]      |                5 |              9 |         1.80 |
|  sys_clk_IBUF_BUFG |                                     |                               |                7 |             26 |         3.71 |
|  sys_clk_IBUF_BUFG | u_pc_reg/p_0_in                     |                               |                8 |             60 |         7.50 |
+--------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+


