Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Oct  4 00:59:17 2025
| Host         : SmoshFries running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ro1/pulser1/dff1/data_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ro1/pulser1/dff2/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.596        0.000                      0                    3        0.254        0.000                      0                    3        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.596        0.000                      0                    3        0.254        0.000                      0                    3        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 ro1/prng/counter/register/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/prng/counter/register/dff0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.580ns (41.509%)  route 0.817ns (58.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.635     5.156    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  ro1/prng/counter/register/dff0/data_out_reg/Q
                         net (fo=4, routed)           0.817     6.430    ro1/prng/counter/register/dff0/random_0_2[0]
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  ro1/prng/counter/register/dff0/data_out_i_1__2/O
                         net (fo=1, routed)           0.000     6.554    ro1/prng/counter/register/dff0/data_out_i_1__2_n_0
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.516    14.857    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.029    15.150    ro1/prng/counter/register/dff0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 ro1/prng/counter/register/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/prng/counter/register/dff1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.608ns (42.658%)  route 0.817ns (57.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.635     5.156    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  ro1/prng/counter/register/dff0/data_out_reg/Q
                         net (fo=4, routed)           0.817     6.430    ro1/prng/counter/register/dff0/random_0_2[0]
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.152     6.582 r  ro1/prng/counter/register/dff0/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     6.582    ro1/prng/counter/register/dff1/data_out_reg_1
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.516    14.857    ro1/prng/counter/register/dff1/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.075    15.196    ro1/prng/counter/register/dff1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 ro1/pulser1/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/pulser1/dff2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.280%)  route 0.529ns (53.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.635     5.156    ro1/pulser1/dff1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  ro1/pulser1/dff1/data_out_reg/Q
                         net (fo=2, routed)           0.529     6.142    ro1/pulser1/dff2/in_new
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.516    14.857    ro1/pulser1/dff2/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff2/data_out_reg/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)       -0.081    15.040    ro1/pulser1/dff2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  8.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ro1/pulser1/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/pulser1/dff2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.476    ro1/pulser1/dff1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ro1/pulser1/dff1/data_out_reg/Q
                         net (fo=2, routed)           0.179     1.796    ro1/pulser1/dff2/in_new
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.991    ro1/pulser1/dff2/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff2/data_out_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.066     1.542    ro1/pulser1/dff2/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ro1/prng/counter/register/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/prng/counter/register/dff1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.224ns (49.239%)  route 0.231ns (50.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.476    ro1/prng/counter/register/dff1/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  ro1/prng/counter/register/dff1/data_out_reg/Q
                         net (fo=3, routed)           0.231     1.835    ro1/prng/counter/register/dff0/data_out_reg_1[0]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.096     1.931 r  ro1/prng/counter/register/dff0/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.931    ro1/prng/counter/register/dff1/data_out_reg_1
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.991    ro1/prng/counter/register/dff1/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.107     1.583    ro1/prng/counter/register/dff1/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ro1/prng/counter/register/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/prng/counter/register/dff0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.227ns (49.571%)  route 0.231ns (50.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.476    ro1/prng/counter/register/dff1/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  ro1/prng/counter/register/dff1/data_out_reg/Q
                         net (fo=3, routed)           0.231     1.835    ro1/prng/counter/register/dff0/data_out_reg_1[0]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.099     1.934 r  ro1/prng/counter/register/dff0/data_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.934    ro1/prng/counter/register/dff0/data_out_i_1__2_n_0
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.991    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091     1.567    ro1/prng/counter/register/dff0/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    ro1/prng/counter/register/dff0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    ro1/prng/counter/register/dff1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    ro1/pulser1/dff1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    ro1/pulser1/dff2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    ro1/prng/counter/register/dff1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ro1/pulser1/dff2/data_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.753ns  (logic 5.107ns (58.338%)  route 3.647ns (41.662%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.069     2.522    ro1/register/dff1/in
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.646 r  ro1/register/dff1/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.224    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.753 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.753    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 5.310ns (64.003%)  route 2.986ns (35.997%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.069     2.522    ro1/register/dff0/in
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.150     2.672 r  ro1/register/dff0/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.589    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.296 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.296    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ro1/register/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.476ns (67.640%)  route 0.706ns (32.360%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  ro1/register/dff0/data_out_reg/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ro1/register/dff0/data_out_reg/Q
                         net (fo=1, routed)           0.264     0.428    ro1/register/dff0/random_1_3_reg[0]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.044     0.472 r  ro1/register/dff0/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.914    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.182 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.182    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ro1/register/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.477ns (60.427%)  route 0.967ns (39.573%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  ro1/register/dff1/data_out_reg/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ro1/register/dff1/data_out_reg/Q
                         net (fo=1, routed)           0.270     0.418    ro1/register/dff1/random_1_3_reg[1]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.098     0.516 r  ro1/register/dff1/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.213    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.444 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.444    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ro1/prng/counter/register/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/register/dff1/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.632ns  (logic 0.744ns (45.578%)  route 0.888ns (54.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.635     5.156    ro1/prng/counter/register/dff1/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  ro1/prng/counter/register/dff1/data_out_reg/Q
                         net (fo=3, routed)           0.888     6.464    ro1/prng/counter/register/dff0/data_out_reg_1[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.325     6.789 r  ro1/prng/counter/register/dff0/data_out_i_1/O
                         net (fo=1, routed)           0.000     6.789    ro1/register/dff1/random_1_3[0]
    SLICE_X2Y11          FDRE                                         r  ro1/register/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ro1/prng/counter/register/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/register/dff0/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.867ns  (logic 0.580ns (66.879%)  route 0.287ns (33.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.635     5.156    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  ro1/prng/counter/register/dff0/data_out_reg/Q
                         net (fo=4, routed)           0.287     5.900    ro1/prng/counter/register/dff0/random_0_2[0]
    SLICE_X2Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.024 r  ro1/prng/counter/register/dff0/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     6.024    ro1/register/dff0/random_1_3[0]
    SLICE_X2Y11          FDRE                                         r  ro1/register/dff0/data_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ro1/prng/counter/register/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/register/dff0/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.476    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  ro1/prng/counter/register/dff0/data_out_reg/Q
                         net (fo=4, routed)           0.099     1.716    ro1/prng/counter/register/dff0/random_0_2[0]
    SLICE_X2Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.761 r  ro1/prng/counter/register/dff0/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    ro1/register/dff0/random_1_3[0]
    SLICE_X2Y11          FDRE                                         r  ro1/register/dff0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ro1/prng/counter/register/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro1/register/dff1/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.476    ro1/prng/counter/register/dff0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ro1/prng/counter/register/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ro1/prng/counter/register/dff0/data_out_reg/Q
                         net (fo=4, routed)           0.099     1.716    ro1/prng/counter/register/dff0/random_0_2[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.048     1.764 r  ro1/prng/counter/register/dff0/data_out_i_1/O
                         net (fo=1, routed)           0.000     1.764    ro1/register/dff1/random_1_3[0]
    SLICE_X2Y11          FDRE                                         r  ro1/register/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            ro1/pulser1/dff1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.219ns  (logic 1.453ns (65.466%)  route 0.766ns (34.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.766     2.219    ro1/pulser1/dff1/in
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.516     4.857    ro1/pulser1/dff1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff1/data_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            ro1/pulser1/dff1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.221ns (41.900%)  route 0.306ns (58.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.306     0.527    ro1/pulser1/dff1/in
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.991    ro1/pulser1/dff1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  ro1/pulser1/dff1/data_out_reg/C





