$date
	Tue Aug 19 16:54:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vending_mealy $end
$var wire 2 ! state [1:0] $end
$var wire 1 " dispense $end
$var wire 1 # chg5 $end
$var reg 1 $ clk $end
$var reg 2 % coin [1:0] $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 2 ' coin [1:0] $end
$var wire 1 & rst $end
$var parameter 2 ( S0 $end
$var parameter 2 ) S10 $end
$var parameter 2 * S15 $end
$var parameter 2 + S5 $end
$var reg 1 # chg5 $end
$var reg 2 , current_state [1:0] $end
$var reg 1 " dispense $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 +
b11 *
b10 )
b0 (
$end
#0
$dumpvars
bx .
bx -
bx ,
b0 '
1&
b0 %
0$
0#
0"
bx !
$end
#5
b0 !
b0 .
b0 -
b0 ,
1$
#10
0$
#12
b1 -
b1 %
b1 '
0&
#15
b10 -
b1 !
b1 .
b1 ,
1$
#20
0$
#22
b11 -
b10 %
b10 '
#25
b0 -
1#
1"
b11 !
b11 .
b11 ,
1$
#30
0$
#32
0#
1"
b0 -
b1 %
b1 '
#35
b1 -
b0 !
b0 .
0"
b0 ,
1$
#40
0$
#42
b10 -
b10 %
b10 '
#45
b0 -
1"
b10 !
b10 .
b10 ,
1$
#50
0$
#55
b10 -
b0 !
b0 .
0"
b0 ,
1$
#60
0$
#65
b0 -
1"
b10 !
b10 .
b10 ,
1$
#70
0$
#75
b10 -
b0 !
b0 .
0"
b0 ,
1$
#80
0$
#85
b0 -
1"
b10 !
b10 .
b10 ,
1$
#90
0$
#92
0"
b10 -
b0 %
b0 '
#95
1$
#100
0$
#105
1$
#110
0$
#112
