# ============================================================================
# FPGA Project .gitignore
# ============================================================================
# Ignores build artifacts, generated files, and temporary files
# Keep source files under version control
# ============================================================================

# Intermediate Build Artifacts (keep complete outputs)
# Note: Complete build outputs (*.sof, *.rbf, generated/, build/output_files/) are KEPT

# Quartus Database and Temporary Files
db/
incremental_db/
output_files/
.qsys_edit/
*.qws
*.bak
*~
*.rpt
*.summary
*.smsg
*.done
*.chg
*.qdf
*.qarlog
*.html
*.csv
*.txt.user

# QSys/Platform Designer Generated
*.sopcinfo
*_generation_script*
*.sip
*.spd

# Modelsim/Simulation
*.vcd
*.wlf
transcript
work/
vsim.wlf
modelsim.ini

# HPS Handoff
hps_isw_handoff/

# HPS Software Build Artifacts
hps/preloader/
hps/spl_bsp/
hps/*/build/
hps/*/*.o
hps/*/*.d
hps/*/*.elf
hps/*/*.bin
hps/*/*.img
hps/*/*.log
*.dep

# Device Tree Files (generated)
*.dtb
*.dts

# U-Boot Files
u-boot.scr
boot.script

# Archive and Package Files
tgz/
*.tar.gz
*.zip

# IDE and Editor Files
.vscode/
*.swp
*.swo
*~
.DS_Store

# Stamp Files (Make timestamps)
stamp/

# Python Cache
__pycache__/
*.pyc
*.pyo

# ============================================================================
# KEEP THESE FILES (Do NOT ignore)
# ============================================================================
# Source HDL files
!fpga/hdl/*.v
!fpga/hdl/*.sv
!fpga/hdl/*.vhd

# IP Source files
!fpga/ip/**/*.v
!fpga/ip/**/*.sv
!fpga/ip/**/*.vhd
!fpga/ip/**/*.tcl
!fpga/ip/**/*.qip

# QSys Source
!fpga/qsys/*.qsys
!fpga/qsys/*.xml

# Quartus Project Files
!fpga/quartus/*.qpf
!fpga/quartus/*.qsf
!fpga/quartus/*.sdc
!fpga/quartus/*.qdf

# Documentation
!docs/*.md
!*.md
!README*

# Makefiles and Scripts
!Makefile
!*.sh
!*.bat

# HPS Software Source
!hps/**/*.c
!hps/**/*.h
!hps/**/Makefile
!hps/**/*.sh
!hps/**/*.bat
!hps/**/*.md
