/* arch/arm/mach-exynos/include/mach/regs-bts.h
 *
 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * EXYNOS5 BTS configutation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef __ASM_ARCH_REGS_BTS_H
#define __ASM_ARCH_REGS_BTS_H __FILE__

#include <mach/map.h>

#define EXYNOS5_BTS_CON			(0x0000)
#define EXYNOS5_BTS_SHAP_ON_OFF0	(0x0004)
#define EXYNOS5_BTS_MASTER_PRIO		(0x0008)
#define EXYNOS5_BTS_SHAP_ON_OFF2	(0x000C)
#define EXYNOS5_BTS_SHAP_ON_OFF1	(0x0044)
#define EXYNOS5_BTS_DEBLK_SRC_SEL	(0x0050)

#define EXYNOS5_FBC_MODE_SEL0		(0x00)
#define EXYNOS5_FBC_MODE_SEL1		(0x04)
#define EXYNOS5_FBC_MODE_SEL2		(0x08)
#define EXYNOS5_FBC_MODE_SEL3		(0x0C)
#define EXYNOS5_FBC_MODE_SEL4		(0x10)
#define EXYNOS5_FBC_MODE_SEL5		(0x14)
#define EXYNOS5_FBC_MODE_SEL6		(0x18)
#define EXYNOS5_FBC_MODE_SEL7		(0x1C)
#define EXYNOS5_FBC_THRESHOLD0		(0x40)
#define EXYNOS5_FBC_THRESHOLD1		(0x44)
#define EXYNOS5_FBC_THRESHOLD2		(0x48)
#define EXYNOS5_FBC_THRESHOLD3		(0x4C)
#define EXYNOS5_FBC_THRESHOLD4		(0x50)
#define EXYNOS5_FBC_THRESHOLD5		(0x54)
#define EXYNOS5_FBC_THRESHOLD6		(0x58)
#define EXYNOS5_FBC_THRESHOLD7		(0x5C)
#define EXYNOS5_FBC_OUT_SEL0		(0x80)
#define EXYNOS5_FBC_OUT_SEL1		(0x84)
#define EXYNOS5_FBC_OUT_SEL2		(0x88)
#define EXYNOS5_FBC_OUT_SEL3		(0x8C)
#define EXYNOS5_FBC_OUT_SEL4		(0x90)
#define EXYNOS5_FBC_OUT_SEL5		(0x94)
#define EXYNOS5_FBC_OUT_SEL6		(0x98)
#define EXYNOS5_FBC_OUT_SEL7		(0x9C)
#define EXYNOS5_FBC_OUT_SEL8		(0xA0)
#define EXYNOS5_FBC_OUT_SEL9		(0xA4)
#define EXYNOS5_FBC_OUT_SEL10		(0xA8)
#define EXYNOS5_FBC_OUT_SEL11		(0xAC)
#define EXYNOS5_FBC_OUT_SEL12		(0xB0)
#define EXYNOS5_FBC_OUT_SEL13		(0xB4)
#define EXYNOS5_FBC_OUT_SEL14		(0xB8)
#define EXYNOS5_FBC_OUT_SEL15		(0xBC)
#define EXYNOS5_FBC_OUT_SEL16		(0xC0)
#define EXYNOS5_FBC_OUT_SEL17		(0xC4)
#define EXYNOS5_FBC_OUT_SEL18		(0xC8)
#define EXYNOS5_FBC_OUT_SEL19		(0xCC)
#define EXYNOS5_FBC_OUT_SEL20		(0xD0)
#define EXYNOS5_FBC_OUT_SEL21		(0xD4)
#define EXYNOS5_FBC_OUT_SEL22		(0xD8)
#define EXYNOS5_FBC_OUT_SEL23		(0xDC)
#define EXYNOS5_FBC_OUT_SEL24		(0xE0)
#define EXYNOS5_FBC_OUT_SEL25		(0xE4)
#define EXYNOS5_FBC_OUT_SEL26		(0xE8)
#define EXYNOS5_FBC_OUT_SEL27		(0xEC)
#define EXYNOS5_FBC_OUT_SEL28		(0xF0)
#define EXYNOS5_FBC_OUT_SEL29		(0xF4)
#define EXYNOS5_FBC_OUT_SEL30		(0xF8)
#define EXYNOS5_FBC_OUT_SEL31		(0xFC)

#endif /* __ASM_ARCH_REGS_BTS_H */
