// Seed: 2413569775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0
    , id_10,
    input supply1 id_1 id_11,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri0 id_8
);
  assign id_11 = 1'b0;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_10 = id_6;
  always_latch id_5 = 1;
  wire id_13;
endmodule
