Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun 16 15:33:02 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -pb LC3Zybo_top_timing_summary_routed.pb -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/RE/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/WE/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_1/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_10/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_11/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_12/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_13/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_15/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_3/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_4/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_6/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_7/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_8/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_9/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/mux_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 365 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.438        0.000                      0                 3350        0.079        0.000                      0                 3350        2.000        0.000                       0                  1895  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                7.438        0.000                      0                 2861        0.079        0.000                      0                 2861        9.020        0.000                       0                  1892  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     12.432        0.000                      0                  489        0.471        0.000                      0                  489  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 5.113ns (40.879%)  route 7.395ns (59.121%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[9])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.434    16.356    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[9]
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.480 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.321    18.801    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    18.925 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411448/O
                         net (fo=1, routed)           0.000    18.925    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[9]
    SLICE_X8Y44          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X8Y44          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9/C
                         clock pessimism              0.485    26.365    
                         clock uncertainty           -0.079    26.286    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.077    26.363    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9
  -------------------------------------------------------------------
                         required time                         26.363    
                         arrival time                         -18.925    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.309ns  (logic 5.113ns (41.540%)  route 7.196ns (58.460%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 25.856 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[12])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[12]
                         net (fo=5, routed)           1.545    16.468    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[12]
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.592 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4135811/O
                         net (fo=8, routed)           2.010    18.602    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413581
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.726 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46637/O
                         net (fo=1, routed)           0.000    18.726    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[12]
    SLICE_X26Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.487    25.856    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X26Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_12/C
                         clock pessimism              0.371    26.227    
                         clock uncertainty           -0.079    26.148    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.029    26.177    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_12
  -------------------------------------------------------------------
                         required time                         26.177    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.077ns  (logic 5.113ns (42.335%)  route 6.964ns (57.665%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[12])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[12]
                         net (fo=5, routed)           1.545    16.468    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[12]
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.592 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4135811/O
                         net (fo=8, routed)           1.779    18.371    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413581
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.495 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410138/O
                         net (fo=1, routed)           0.000    18.495    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[12]
    SLICE_X25Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.483    25.852    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X25Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_12/C
                         clock pessimism              0.371    26.223    
                         clock uncertainty           -0.079    26.144    
    SLICE_X25Y51         FDRE (Setup_fdre_C_D)        0.029    26.173    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_12
  -------------------------------------------------------------------
                         required time                         26.173    
                         arrival time                         -18.495    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.185ns  (logic 5.113ns (41.962%)  route 7.072ns (58.038%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 25.879 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[9])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.434    16.356    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[9]
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.480 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           1.998    18.478    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    18.602 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47947/O
                         net (fo=1, routed)           0.000    18.602    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[9]
    SLICE_X7Y45          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.509    25.879    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X7Y45          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_9/C
                         clock pessimism              0.485    26.364    
                         clock uncertainty           -0.079    26.285    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    26.316    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_9
  -------------------------------------------------------------------
                         required time                         26.316    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.082ns  (logic 5.113ns (42.318%)  route 6.969ns (57.682%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[12])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[12]
                         net (fo=5, routed)           1.545    16.468    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[12]
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.592 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4135811/O
                         net (fo=8, routed)           1.784    18.376    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413581
    SLICE_X24Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.500 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411887/O
                         net (fo=1, routed)           0.000    18.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[12]
    SLICE_X24Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.483    25.852    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X24Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_12/C
                         clock pessimism              0.371    26.223    
                         clock uncertainty           -0.079    26.144    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)        0.077    26.221    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_12
  -------------------------------------------------------------------
                         required time                         26.221    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.116ns  (logic 5.113ns (42.200%)  route 7.003ns (57.800%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 25.876 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[3]
                         net (fo=2, routed)           1.567    16.489    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[3]
    SLICE_X21Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.613 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241/O
                         net (fo=8, routed)           1.796    18.409    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.124    18.533 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410788/O
                         net (fo=1, routed)           0.000    18.533    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[3]
    SLICE_X9Y37          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.506    25.876    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X9Y37          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3/C
                         clock pessimism              0.485    26.361    
                         clock uncertainty           -0.079    26.282    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.029    26.311    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3
  -------------------------------------------------------------------
                         required time                         26.311    
                         arrival time                         -18.533    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_13/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.998ns  (logic 5.113ns (42.617%)  route 6.885ns (57.383%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[13]
                         net (fo=5, routed)           1.310    16.232    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[13]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.356 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4136911/O
                         net (fo=8, routed)           1.935    18.291    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413691
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    18.415 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o44997/O
                         net (fo=1, routed)           0.000    18.415    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[13]
    SLICE_X33Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X33Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_13/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.029    26.209    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_13
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -18.415    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.998ns  (logic 5.113ns (42.616%)  route 6.885ns (57.384%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 25.856 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.743    16.666    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[14]
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.790 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           1.501    18.291    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X20Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.415 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41607/O
                         net (fo=1, routed)           0.000    18.415    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[14]
    SLICE_X20Y50         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.487    25.856    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y50         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_14/C
                         clock pessimism              0.371    26.227    
                         clock uncertainty           -0.079    26.148    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)        0.079    26.227    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_14
  -------------------------------------------------------------------
                         required time                         26.227    
                         arrival time                         -18.415    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_13/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 5.113ns (42.563%)  route 6.900ns (57.437%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[13]
                         net (fo=5, routed)           1.310    16.232    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[13]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.356 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4136911/O
                         net (fo=8, routed)           1.950    18.306    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413691
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124    18.430 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o43247/O
                         net (fo=1, routed)           0.000    18.430    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[13]
    SLICE_X32Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X32Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_13/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.077    26.257    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_13
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -18.430    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 5.113ns (42.890%)  route 6.808ns (57.110%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 25.857 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.648     8.584    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.708 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.708    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X34Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.917 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.992    10.908    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.014    14.922 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.743    16.666    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[14]
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.790 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           1.425    18.214    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.338 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46857/O
                         net (fo=1, routed)           0.000    18.338    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[14]
    SLICE_X18Y50         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.488    25.857    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X18Y50         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_14/C
                         clock pessimism              0.371    26.228    
                         clock uncertainty           -0.079    26.149    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.029    26.178    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_14
  -------------------------------------------------------------------
                         required time                         26.178    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                  7.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_11/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.694%)  route 0.430ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.565     1.837    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X14Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_8/Q
                         net (fo=34, routed)          0.430     2.408    Inst_student_code/Inst_lc3_computer/lc3_memory/addr[8]
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_11/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.873     2.427    Inst_student_code/Inst_lc3_computer/lc3_memory/clk
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_11/CLKARDCLK
                         clock pessimism             -0.282     2.146    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.329    Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_3/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.085%)  route 0.278ns (62.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y62         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_7/Q
                         net (fo=16, routed)          0.278     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[7]
    SLICE_X27Y61         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X27Y61         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_3/C
                         clock pessimism             -0.287     2.093    
    SLICE_X27Y61         FDCE (Hold_fdce_C_D)         0.072     2.165    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_3
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.699%)  route 0.271ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y62         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_5/Q
                         net (fo=16, routed)          0.271     2.260    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[5]
    SLICE_X25Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.819     2.373    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X25Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5/C
                         clock pessimism             -0.287     2.086    
    SLICE_X25Y65         FDCE (Hold_fdce_C_D)         0.070     2.156    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_8/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_8/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.881%)  route 0.331ns (70.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.565     1.837    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X27Y43         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     1.978 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_8/Q
                         net (fo=4, routed)           0.331     2.309    Inst_student_code/Inst_lc3_computer/lc3_memory/data_out[8]
    RAMB36_X1Y7          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_8/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.873     2.427    Inst_student_code/Inst_lc3_computer/lc3_memory/clk
    RAMB36_X1Y7          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_8/CLKARDCLK
                         clock pessimism             -0.534     1.893    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.189    Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_8
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/uart/fifo_tx_unit/array_reg_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/uart_tx_unit/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/uart/fifo_tx_unit/clk
    SLICE_X13Y57         FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/fifo_tx_unit/array_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDCE (Prop_fdce_C_Q)         0.141     1.974 r  Inst_student_code/Inst_lc3_computer/uart/fifo_tx_unit/array_reg_reg[3][5]/Q
                         net (fo=1, routed)           0.087     2.061    Inst_student_code/Inst_lc3_computer/uart/fifo_tx_unit/array_reg_reg_n_0_[3][5]
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.106 r  Inst_student_code/Inst_lc3_computer/uart/fifo_tx_unit/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.106    Inst_student_code/Inst_lc3_computer/uart/uart_tx_unit/D[5]
    SLICE_X12Y57         FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/uart_tx_unit/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.830     2.384    Inst_student_code/Inst_lc3_computer/uart/uart_tx_unit/clk
    SLICE_X12Y57         FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/uart_tx_unit/b_reg_reg[5]/C
                         clock pessimism             -0.538     1.846    
    SLICE_X12Y57         FDCE (Hold_fdce_C_D)         0.120     1.966    Inst_student_code/Inst_lc3_computer/uart/uart_tx_unit/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.914%)  route 0.320ns (66.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y62         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/Q
                         net (fo=16, routed)          0.320     2.308    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[4]
    SLICE_X27Y61         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X27Y61         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6/C
                         clock pessimism             -0.287     2.093    
    SLICE_X27Y61         FDCE (Hold_fdce_C_D)         0.071     2.164    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007f/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007d/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.589     1.861    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X37Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007f/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128     1.989 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007f/Q
                         net (fo=1, routed)           0.059     2.048    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000000e7
    SLICE_X36Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.857     2.411    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X36Y37         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007d/C
                         clock pessimism             -0.537     1.874    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.022     1.896    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007d
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.711%)  route 0.321ns (63.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.560     1.832    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X17Y51         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2/Q
                         net (fo=209, routed)         0.321     2.293    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2
    SLICE_X23Y51         LUT5 (Prop_lut5_I0_O)        0.045     2.338 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mcount_div_wait_xor<3>11/O
                         net (fo=1, routed)           0.000     2.338    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mcount_div_wait3
    SLICE_X23Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.826     2.380    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X23Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_3/C
                         clock pessimism             -0.287     2.093    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092     2.185    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_3
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.639%)  route 0.322ns (63.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.560     1.832    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X17Y51         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     1.973 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2/Q
                         net (fo=209, routed)         0.322     2.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd2
    SLICE_X23Y51         LUT4 (Prop_lut4_I3_O)        0.045     2.339 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mcount_div_wait_xor<2>11/O
                         net (fo=1, routed)           0.000     2.339    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mcount_div_wait2
    SLICE_X23Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.826     2.380    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X23Y51         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_2/C
                         clock pessimism             -0.287     2.093    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.091     2.184    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_2
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016a/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015a/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.788%)  route 0.126ns (47.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.588     1.860    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X39Y34         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016a/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016a/Q
                         net (fo=2, routed)           0.126     2.127    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000001e4
    SLICE_X41Y33         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015a/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.856     2.410    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X41Y33         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015a/C
                         clock pessimism             -0.515     1.895    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.076     1.971    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015a
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y7     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y13    Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10    Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y10    Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9     Inst_student_code/Inst_lc3_computer/lc3_memory/ram_reg_1_10/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ba/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007dd/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y28    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y28    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y32    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y35    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y35    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y35    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.432ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_13/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 0.574ns (8.537%)  route 6.150ns (91.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         3.010    13.140    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reset
    SLICE_X27Y48         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X27Y48         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_13/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X27Y48         FDCE (Recov_fdce_C_CLR)     -0.607    25.572    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_13
  -------------------------------------------------------------------
                         required time                         25.572    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                 12.432    

Slack (MET) :             12.432ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_15/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 0.574ns (8.537%)  route 6.150ns (91.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         3.010    13.140    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reset
    SLICE_X27Y48         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X27Y48         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_15/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X27Y48         FDCE (Recov_fdce_C_CLR)     -0.607    25.572    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_15
  -------------------------------------------------------------------
                         required time                         25.572    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                 12.432    

Slack (MET) :             12.741ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.574ns (8.991%)  route 5.810ns (91.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 25.856 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.671    12.801    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reset
    SLICE_X21Y51         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.487    25.856    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X21Y51         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd3/C
                         clock pessimism              0.371    26.227    
                         clock uncertainty           -0.079    26.148    
    SLICE_X21Y51         FDCE (Recov_fdce_C_CLR)     -0.607    25.541    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state_FSM_FFd3
  -------------------------------------------------------------------
                         required time                         25.541    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                 12.741    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X5Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X5Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[0]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X5Y62          FDCE (Recov_fdce_C_CLR)     -0.607    25.588    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X5Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X5Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[1]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X5Y62          FDCE (Recov_fdce_C_CLR)     -0.607    25.588    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X5Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X5Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[2]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X5Y62          FDCE (Recov_fdce_C_CLR)     -0.607    25.588    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X5Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X5Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X5Y62          FDCE (Recov_fdce_C_CLR)     -0.607    25.588    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X5Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X5Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[4]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X5Y62          FDCE (Recov_fdce_C_CLR)     -0.607    25.588    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             12.901ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X4Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X4Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[5]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.521    25.674    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.674    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.901    

Slack (MET) :             12.901ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.574ns (9.029%)  route 5.783ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.676     6.416    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X9Y33          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     6.872 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=90, routed)          3.139    10.012    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.118    10.130 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=218, routed)         2.644    12.774    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/AR[0]
    SLICE_X4Y62          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        1.534    25.903    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/clk
    SLICE_X4Y62          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[6]/C
                         clock pessimism              0.371    26.274    
                         clock uncertainty           -0.079    26.195    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.521    25.674    Inst_student_code/Inst_lc3_computer/uart/baud_gen_unit/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.674    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 12.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_3/C
                         clock pessimism             -0.516     1.863    
    SLICE_X10Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.796    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_3
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_4/C
                         clock pessimism             -0.516     1.863    
    SLICE_X10Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.796    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_4
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_5/C
                         clock pessimism             -0.516     1.863    
    SLICE_X10Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.796    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_5
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_6/C
                         clock pessimism             -0.516     1.863    
    SLICE_X10Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.796    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_6
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.921%)  route 0.275ns (66.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.275     2.245    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y61         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y61         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/C
                         clock pessimism             -0.538     1.842    
    SLICE_X19Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.750    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0/C
                         clock pessimism             -0.516     1.863    
    SLICE_X11Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.771    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1/C
                         clock pessimism             -0.516     1.863    
    SLICE_X11Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.771    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_2/C
                         clock pessimism             -0.516     1.863    
    SLICE_X11Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.771    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3/C
                         clock pessimism             -0.516     1.863    
    SLICE_X11Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.771    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.557     1.829    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y61         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.297     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y65         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1890, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y65         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_4/C
                         clock pessimism             -0.516     1.863    
    SLICE_X11Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.771    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.496    





