module wideexpr_00815(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?$signed((ctrl[0]?s0:((ctrl[0]?4'sb0110:s1))+($signed(5'sb00010)))):+((ctrl[2]?(6'b011110)>>($signed(s2)):{3{&(3'b111)}})));
  assign y1 = (s5)^(3'sb001);
  assign y2 = (ctrl[0]?(+((ctrl[5]?(s1)<<<((s2)<<<($signed(+(6'b010110)))):((+(1'b0))+(+((1'b0)^~(s7))))^(5'sb11010))))^($signed((s7)|((6'sb111001)<<((+(s1))^((ctrl[6]?-(5'sb11100):(2'sb10)>>(s2))))))):(ctrl[6]?4'b0010:(((ctrl[2]?$signed(1'sb1):-(~(6'sb011001))))<<(-(u7)))^({4{{s2,(+((u2)|(5'b01011)))<<<((!(s3))&({4'sb1010,6'sb111100,6'sb101100}))}}})));
  assign y3 = u3;
  assign y4 = $unsigned(~&($signed({2{$signed(6'sb111000)}})));
  assign y5 = s4;
  assign y6 = {(s2)<<<($signed($signed(s1))),((ctrl[0]?+((ctrl[5]?2'sb11:s0)):6'sb001010))<<<(u4)};
  assign y7 = u6;
endmodule
