{
  "nAmletColumns": 2,
  "nAmletRows": 1,
  "instructionMemoryDepth": 32,
  "dependencyTracker": {
    "fifoDepth": 4,
    "countBits": 4,
    "inputForwardBuffer": true,
    "inputBackwardBuffer": true,
    "outputForwardBuffer": true,
    "outputBackwardBuffer": true
  },
  "amlet": {
    "width": 32,
    "aWidth": 16,
    "nDRegs": 16,
    "nARegs": 16,
    "nATags": 8,
    "nDTags": 8,
    "nGRegs": 16,
    "dataMemoryDepth": 32,
    "nResultPorts": 4,
    "nLoopLevels": 4,
    "nPRegs": 16,
    "nPTags": 4,
    "xPosWidth": 8,
    "yPosWidth": 8,
    "packetLengthWidth": 8,
    "aluParams": {
      "iaBuffer": true,
      "abBuffer": true,
      "boBuffer": true
    },
    "aluRSParams": {
      "nSlots": 5,
      "iaBuffer": true,
      "boForwardBuffer": true,
      "boBackwardBuffer": true
    },
    "aluLiteLatency": 1,
    "aluLiteRSParams": {
      "nSlots": 5,
      "iaBuffer": true,
      "boForwardBuffer": true,
      "boBackwardBuffer": true
    },
    "aluPredicateLatency": 1,
    "aluPredicateRSParams": {
      "nSlots": 5,
      "iaBuffer": true,
      "boForwardBuffer": true,
      "boBackwardBuffer": true
    },
    "loadStoreRSParams": {
      "nSlots": 5,
      "iaBuffer": true,
      "boForwardBuffer": true,
      "boBackwardBuffer": true
    },
    "sendPacketRSParams": {
      "nSlots": 3,
      "iaBuffer": true,
      "boForwardBuffer": true,
      "boBackwardBuffer": true
    },
    "receivePacketRSParams": {
      "nSlots": 3,
      "iaBuffer": true,
      "boForwardBuffer": true,
      "boBackwardBuffer": true
    },
    "nPacketOutIdents": 4,
    "nChannels": 2,
    "instrAddrWidth": 8,
    "instructionForwardBuffer": true,
    "instructionBackwardBuffer": true,
    "networkNodeParams": {
      "iaBuffer": false,
      "abForwardBuffer": true,
      "abBackwardBuffer": true,
      "boForwardBuffer": false,
      "boBackwardBuffer": false
    },
    "rfParams": {
      "iaForwardBuffer": true,
      "iaBackwardBuffer": true,
      "aoBuffer": true
    }
  }
}
