Quartus II 32-bit
Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
14
1383
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
proyecto|synthesis|proyecto.v
lib_Proyecto
proyecto|synthesis|submodules|altera_irq_clock_crosser.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_irq_mapper.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_st_clock_crosser.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_st_pipeline_base.v
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_burst_uncompressor.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_rsp_xbar_demux_013.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_mux_013.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_005.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_rsp_xbar_mux_001.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_rsp_xbar_mux.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_rsp_xbar_demux_004.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_mux_004.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_mux.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_004.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_003.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_002.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_001.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_reset_controller.v
lib_Proyecto
proyecto|synthesis|submodules|altera_reset_synchronizer.v
lib_Proyecto
proyecto|synthesis|submodules|altera_reset_controller.sdc
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_traffic_limiter.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router_013.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_addr_router_005.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router_012.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router_009.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router_004.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router_002.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router_001.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_id_router.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_addr_router_003.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_addr_router_002.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_addr_router_001.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_addr_router.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_slave_agent.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
lib_Proyecto
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
lib_Proyecto
proyecto|synthesis|submodules|proyecto_onchip_memory2_1.hex
lib_Proyecto
proyecto|synthesis|submodules|proyecto_onchip_memory2_1.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_mm_bridge.v
lib_Proyecto
proyecto|synthesis|submodules|gpu.vhd
lib_Proyecto
proyecto|synthesis|submodules|core.vhd
lib_Proyecto
proyecto|synthesis|submodules|core_pkg.vhd
lib_Proyecto
proyecto|synthesis|submodules|ftou16.vhd
lib_Proyecto
proyecto|synthesis|submodules|ftou32.vhd
lib_Proyecto
proyecto|synthesis|submodules|ftou8.vhd
lib_Proyecto
proyecto|synthesis|submodules|portc_tristate_bridge.vhd
lib_Proyecto
proyecto|synthesis|submodules|registers.vhd
lib_Proyecto
proyecto|synthesis|submodules|u16tof.vhd
lib_Proyecto
proyecto|synthesis|submodules|u32tof.vhd
lib_Proyecto
proyecto|synthesis|submodules|u8tof.vhd
lib_Proyecto
proyecto|synthesis|submodules|add_sub.vhd
lib_Proyecto
proyecto|synthesis|submodules|div.vhd
lib_Proyecto
proyecto|synthesis|submodules|fadd_fsub.vhd
lib_Proyecto
proyecto|synthesis|submodules|fcomp_fmin_fmax.vhd
lib_Proyecto
proyecto|synthesis|submodules|fdiv.vhd
lib_Proyecto
proyecto|synthesis|submodules|fmul.vhd
lib_Proyecto
proyecto|synthesis|submodules|fmulp2.vhd
lib_Proyecto
proyecto|synthesis|submodules|mul.vhd
lib_Proyecto
proyecto|synthesis|submodules|pfloat_pkg.vhd
lib_Proyecto
proyecto|synthesis|submodules|trunc_round_ceil_floor.vhd
lib_Proyecto
proyecto|synthesis|submodules|ps2.vhd
lib_Proyecto
proyecto|synthesis|submodules|proyecto_timer_0.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_video_sync_generator.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_pixel_converter.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_dc_fifo.v
lib_Proyecto
proyecto|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
lib_Proyecto
proyecto|synthesis|submodules|altera_avalon_dc_fifo.sdc
lib_Proyecto
proyecto|synthesis|submodules|proyecto_onchip_memory2_0.hex
lib_Proyecto
proyecto|synthesis|submodules|proyecto_onchip_memory2_0.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_sgdma_0.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_sdram_0.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_sdram_0_test_component.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_lcd_0.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_sysid_qsys_0.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.ocp
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.sdc
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_bht_ram.mif
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_dc_tag_ram.mif
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_ic_tag_ram.mif
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_jtag_debug_module_sysclk.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_jtag_debug_module_tck.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_jtag_debug_module_wrapper.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_mult_cell.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_ociram_default_contents.mif
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_oci_test_bench.v
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_rf_ram_a.mif
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_rf_ram_b.mif
lib_Proyecto
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
lib_Proyecto
-- End VHDL Libraries --
# entity
main
# storage
db|Proyecto.(0).cnf
db|Proyecto.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
main.vhd
bced05bc38e921471cd91523e4878a6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
pll
# storage
db|Proyecto.(1).cnf
db|Proyecto.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pll.vhd
afa942dc4f56e22c4bdbcc61b58bd
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
pll:u0
}
# macro_sequence

# end
# entity
altpll
# storage
db|Proyecto.(2).cnf
db|Proyecto.(2).cnf
# case_insensitive
# source_file
altpll.tdf
5e6a6ecd642ef203ce18354a3614e41
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
LPM_HINT
CBX_MODULE_PREFIX=pll
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk0
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
}
# hierarchies {
pll:u0|altpll:altpll_component
}
# macro_sequence

# end
# entity
Proyecto
# storage
db|Proyecto.(3).cnf
db|Proyecto.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|proyecto.v
751dee65ae5b68cca45e019466e615c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0
# storage
db|Proyecto.(4).cnf
db|Proyecto.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_test_bench
# storage
db|Proyecto.(5).cnf
db|Proyecto.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
a6ba4e4cf78e7b519824c799f8c2710
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_test_bench:the_Proyecto_nios2_qsys_0_test_bench
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_ic_data_module
# storage
db|Proyecto.(6).cnf
db|Proyecto.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_data_module:Proyecto_nios2_qsys_0_ic_data
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(7).cnf
db|Proyecto.(7).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_qed1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_data_module:Proyecto_nios2_qsys_0_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_qed1
# storage
db|Proyecto.(8).cnf
db|Proyecto.(8).cnf
# case_insensitive
# source_file
db|altsyncram_qed1.tdf
6683d113f4f186662ed2bf3d448aa2
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_data_module:Proyecto_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_ic_tag_module
# storage
db|Proyecto.(9).cnf
db|Proyecto.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
Proyecto_nios2_qsys_0_ic_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_tag_module:Proyecto_nios2_qsys_0_ic_tag
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(10).cnf
db|Proyecto.(10).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_nios2_qsys_0_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_nqh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_tag_module:Proyecto_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_nqh1
# storage
db|Proyecto.(11).cnf
db|Proyecto.(11).cnf
# case_insensitive
# source_file
db|altsyncram_nqh1.tdf
e63698e080ef764dc48652a5225f5de1
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_nios2_qsys_0_ic_tag_ram.mif
0
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_ic_tag_module:Proyecto_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_nqh1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_bht_module
# storage
db|Proyecto.(12).cnf
db|Proyecto.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
Proyecto_nios2_qsys_0_bht_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_bht_module:Proyecto_nios2_qsys_0_bht
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(13).cnf
db|Proyecto.(13).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_nios2_qsys_0_bht_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_eeh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_bht_module:Proyecto_nios2_qsys_0_bht|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_eeh1
# storage
db|Proyecto.(14).cnf
db|Proyecto.(14).cnf
# case_insensitive
# source_file
db|altsyncram_eeh1.tdf
7e43aae6c2c312a56b412f99adce87e0
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_nios2_qsys_0_bht_ram.mif
0
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_bht_module:Proyecto_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_eeh1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_register_bank_a_module
# storage
db|Proyecto.(15).cnf
db|Proyecto.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
Proyecto_nios2_qsys_0_rf_ram_a.mif
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_a_module:Proyecto_nios2_qsys_0_register_bank_a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(16).cnf
db|Proyecto.(16).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_nios2_qsys_0_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_esg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_a_module:Proyecto_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_esg1
# storage
db|Proyecto.(17).cnf
db|Proyecto.(17).cnf
# case_insensitive
# source_file
db|altsyncram_esg1.tdf
bff6d88288906677f30c0a5dd6af0a4
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_nios2_qsys_0_rf_ram_a.mif
0
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_a_module:Proyecto_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_esg1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_register_bank_b_module
# storage
db|Proyecto.(18).cnf
db|Proyecto.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
Proyecto_nios2_qsys_0_rf_ram_b.mif
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_b_module:Proyecto_nios2_qsys_0_register_bank_b
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(19).cnf
db|Proyecto.(19).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_nios2_qsys_0_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_fsg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_b_module:Proyecto_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_fsg1
# storage
db|Proyecto.(20).cnf
db|Proyecto.(20).cnf
# case_insensitive
# source_file
db|altsyncram_fsg1.tdf
be7fc427f2446bef930415d847137d
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_nios2_qsys_0_rf_ram_b.mif
0
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_register_bank_b_module:Proyecto_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_fsg1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_dc_tag_module
# storage
db|Proyecto.(21).cnf
db|Proyecto.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
Proyecto_nios2_qsys_0_dc_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_tag_module:Proyecto_nios2_qsys_0_dc_tag
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(22).cnf
db|Proyecto.(22).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
18
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
18
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_nios2_qsys_0_dc_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c3h1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_tag_module:Proyecto_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_c3h1
# storage
db|Proyecto.(23).cnf
db|Proyecto.(23).cnf
# case_insensitive
# source_file
db|altsyncram_c3h1.tdf
4e7cdde06197abee818912d68f5d2e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_nios2_qsys_0_dc_tag_ram.mif
0
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_tag_module:Proyecto_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_c3h1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_dc_data_module
# storage
db|Proyecto.(24).cnf
db|Proyecto.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_data_module:Proyecto_nios2_qsys_0_dc_data
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(25).cnf
db|Proyecto.(25).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
512
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
512
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_29f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_data_module:Proyecto_nios2_qsys_0_dc_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_29f1
# storage
db|Proyecto.(26).cnf
db|Proyecto.(26).cnf
# case_insensitive
# source_file
db|altsyncram_29f1.tdf
4dd866d64e1718c58d9d1783366f22d
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_data_module:Proyecto_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_dc_victim_module
# storage
db|Proyecto.(27).cnf
db|Proyecto.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_victim_module:Proyecto_nios2_qsys_0_dc_victim
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(28).cnf
db|Proyecto.(28).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_9vc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_victim_module:Proyecto_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_9vc1
# storage
db|Proyecto.(29).cnf
db|Proyecto.(29).cnf
# case_insensitive
# source_file
db|altsyncram_9vc1.tdf
87d7a60d435c141dcc9d7342bc3a372
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_dc_victim_module:Proyecto_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_mult_cell
# storage
db|Proyecto.(30).cnf
db|Proyecto.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_mult_cell.v
4bf55ddc767591214405888c7a3c5d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|Proyecto.(31).cnf
db|Proyecto.(31).cnf
# case_insensitive
# source_file
altmult_add.tdf
a1a3caa66e99327fa89b7539b428cc
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
mult_add_4cr2
# storage
db|Proyecto.(32).cnf
db|Proyecto.(32).cnf
# case_insensitive
# source_file
db|mult_add_4cr2.tdf
ac61c78e5ed7b2daeec74652c7821df5
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_2o81
# storage
db|Proyecto.(33).cnf
db|Proyecto.(33).cnf
# case_insensitive
# source_file
db|ded_mult_2o81.tdf
5df132c799297115cf074a8b5955bdc
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|Proyecto.(34).cnf
db|Proyecto.(34).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
7e44a0632cf3624f2c9a5bf59f2b26
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|Proyecto.(35).cnf
db|Proyecto.(35).cnf
# case_insensitive
# source_file
altmult_add.tdf
a1a3caa66e99327fa89b7539b428cc
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_6cr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
mult_add_6cr2
# storage
db|Proyecto.(36).cnf
db|Proyecto.(36).cnf
# case_insensitive
# source_file
db|mult_add_6cr2.tdf
eb3061bb9346c0f3f0a2a0e7d9e86c51
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_mult_cell:the_Proyecto_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci
# storage
db|Proyecto.(37).cnf
db|Proyecto.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_debug
# storage
db|Proyecto.(38).cnf
db|Proyecto.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_debug:the_Proyecto_nios2_qsys_0_nios2_oci_debug
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_ocimem
# storage
db|Proyecto.(39).cnf
db|Proyecto.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module
# storage
db|Proyecto.(40).cnf
db|Proyecto.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
Proyecto_nios2_qsys_0_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem|Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(41).cnf
db|Proyecto.(41).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_nios2_qsys_0_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_iq82
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem|Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_iq82
# storage
db|Proyecto.(42).cnf
db|Proyecto.(42).cnf
# case_insensitive
# source_file
db|altsyncram_iq82.tdf
39405ad17f99b5d287e393ffecb3c063
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_nios2_qsys_0_ociram_default_contents.mif
0
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_ocimem:the_Proyecto_nios2_qsys_0_nios2_ocimem|Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_iq82:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_avalon_reg
# storage
db|Proyecto.(43).cnf
db|Proyecto.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_avalon_reg:the_Proyecto_nios2_qsys_0_nios2_avalon_reg
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_break
# storage
db|Proyecto.(44).cnf
db|Proyecto.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_break:the_Proyecto_nios2_qsys_0_nios2_oci_break
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_xbrk
# storage
db|Proyecto.(45).cnf
db|Proyecto.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_xbrk:the_Proyecto_nios2_qsys_0_nios2_oci_xbrk
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_dbrk
# storage
db|Proyecto.(46).cnf
db|Proyecto.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_dbrk:the_Proyecto_nios2_qsys_0_nios2_oci_dbrk
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_itrace
# storage
db|Proyecto.(47).cnf
db|Proyecto.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_itrace:the_Proyecto_nios2_qsys_0_nios2_oci_itrace
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_dtrace
# storage
db|Proyecto.(48).cnf
db|Proyecto.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_dtrace:the_Proyecto_nios2_qsys_0_nios2_oci_dtrace
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_td_mode
# storage
db|Proyecto.(49).cnf
db|Proyecto.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_dtrace:the_Proyecto_nios2_qsys_0_nios2_oci_dtrace|Proyecto_nios2_qsys_0_nios2_oci_td_mode:Proyecto_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_fifo
# storage
db|Proyecto.(50).cnf
db|Proyecto.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_compute_tm_count
# storage
db|Proyecto.(51).cnf
db|Proyecto.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_nios2_oci_compute_tm_count:Proyecto_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_fifowp_inc
# storage
db|Proyecto.(52).cnf
db|Proyecto.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_nios2_oci_fifowp_inc:Proyecto_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_fifocount_inc
# storage
db|Proyecto.(53).cnf
db|Proyecto.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_nios2_oci_fifocount_inc:Proyecto_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_oci_test_bench
# storage
db|Proyecto.(54).cnf
db|Proyecto.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_oci_test_bench.v
1fcc787b5522f19248c5e187f15b49f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_fifo:the_Proyecto_nios2_qsys_0_nios2_oci_fifo|Proyecto_nios2_qsys_0_oci_test_bench:the_Proyecto_nios2_qsys_0_oci_test_bench
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_pib
# storage
db|Proyecto.(55).cnf
db|Proyecto.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_pib:the_Proyecto_nios2_qsys_0_nios2_oci_pib
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_nios2_oci_im
# storage
db|Proyecto.(56).cnf
db|Proyecto.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module
# storage
db|Proyecto.(57).cnf
db|Proyecto.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0.v
86f24c19cce349927a543d85ff93798d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im|Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(58).cnf
db|Proyecto.(58).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e502
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im|Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_e502
# storage
db|Proyecto.(59).cnf
db|Proyecto.(59).cnf
# case_insensitive
# source_file
db|altsyncram_e502.tdf
e69670c87efb3a2b8d0593963aa51fb
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_nios2_oci_im:the_Proyecto_nios2_qsys_0_nios2_oci_im|Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:Proyecto_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_jtag_debug_module_wrapper
# storage
db|Proyecto.(60).cnf
db|Proyecto.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_jtag_debug_module_wrapper.v
e0a9784ec9441e9a371a7b135b87e7d0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_jtag_debug_module_tck
# storage
db|Proyecto.(61).cnf
db|Proyecto.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_jtag_debug_module_tck.v
9d44cecad56ca1d2a3876a29092ffad
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_tck:the_Proyecto_nios2_qsys_0_jtag_debug_module_tck
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|Proyecto.(62).cnf
db|Proyecto.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
a6ba4e4cf78e7b519824c799f8c2710
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_tck:the_Proyecto_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_tck:the_Proyecto_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_sysclk:the_Proyecto_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_sysclk:the_Proyecto_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
}
# macro_sequence

# end
# entity
Proyecto_nios2_qsys_0_jtag_debug_module_sysclk
# storage
db|Proyecto.(63).cnf
db|Proyecto.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_jtag_debug_module_sysclk.v
7e898547277caf8073f7cfd78ab1c6a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|Proyecto_nios2_qsys_0_jtag_debug_module_sysclk:the_Proyecto_nios2_qsys_0_jtag_debug_module_sysclk
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|Proyecto.(64).cnf
db|Proyecto.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
9a76e15f497b79b6836bc2f5715d4ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
a6ba4e4cf78e7b519824c799f8c2710
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Proyecto_nios2_qsys_0_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|Proyecto.(65).cnf
db|Proyecto.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
9a76e15f497b79b6836bc2f5715d4ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
a6ba4e4cf78e7b519824c799f8c2710
}
# hierarchies {
Proyecto:u1|Proyecto_nios2_qsys_0:nios2_qsys_0|Proyecto_nios2_qsys_0_nios2_oci:the_Proyecto_nios2_qsys_0_nios2_oci|Proyecto_nios2_qsys_0_jtag_debug_module_wrapper:the_Proyecto_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Proyecto_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
Proyecto_sysid_qsys_0
# storage
db|Proyecto.(66).cnf
db|Proyecto.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sysid_qsys_0.v
983d2c12ed1ecf32bc0e0fbf44b85f4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sysid_qsys_0:sysid_qsys_0
}
# macro_sequence

# end
# entity
Proyecto_lcd_0
# storage
db|Proyecto.(67).cnf
db|Proyecto.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_lcd_0.v
b527aba1c819bb5a5c7b58c2d71f44a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_lcd_0:lcd_0
}
# macro_sequence

# end
# entity
Proyecto_sdram_0
# storage
db|Proyecto.(68).cnf
db|Proyecto.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sdram_0.v
f51fb22298468bf55c6cb528d6ed6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sdram_0:sdram_0
Proyecto:u1|Proyecto_sdram_0:sdram_1
}
# macro_sequence

# end
# entity
Proyecto_sdram_0_input_efifo_module
# storage
db|Proyecto.(69).cnf
db|Proyecto.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sdram_0.v
f51fb22298468bf55c6cb528d6ed6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sdram_0:sdram_0|Proyecto_sdram_0_input_efifo_module:the_Proyecto_sdram_0_input_efifo_module
Proyecto:u1|Proyecto_sdram_0:sdram_1|Proyecto_sdram_0_input_efifo_module:the_Proyecto_sdram_0_input_efifo_module
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0
# storage
db|Proyecto.(70).cnf
db|Proyecto.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_chain
# storage
db|Proyecto.(71).cnf
db|Proyecto.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain
}
# macro_sequence

# end
# entity
control_status_slave_which_resides_within_Proyecto_sgdma_0
# storage
db|Proyecto.(72).cnf
db|Proyecto.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|control_status_slave_which_resides_within_Proyecto_sgdma_0:the_control_status_slave_which_resides_within_Proyecto_sgdma_0
}
# macro_sequence

# end
# entity
descriptor_read_which_resides_within_Proyecto_sgdma_0
# storage
db|Proyecto.(73).cnf
db|Proyecto.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0
}
# macro_sequence

# end
# entity
descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo
# storage
db|Proyecto.(74).cnf
db|Proyecto.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo
}
# macro_sequence

# end
# entity
scfifo
# storage
db|Proyecto.(75).cnf
db|Proyecto.(75).cnf
# case_insensitive
# source_file
scfifo.tdf
7afcae4bbc351f59394fdbe37f7676e2
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
7
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|Proyecto.(76).cnf
db|Proyecto.(76).cnf
# case_insensitive
# source_file
a_fffifo.tdf
65c690f385c931ec5bf96ec3aaacae9
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Proyecto.(77).cnf
db|Proyecto.(77).cnf
# case_insensitive
# source_file
lpm_ff.tdf
2d7c817e44295c745ac4957eaae7b6
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Proyecto.(78).cnf
db|Proyecto.(78).cnf
# case_insensitive
# source_file
lpm_mux.tdf
8097bab138c4365d841209eee837c
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_rmc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_rmc
# storage
db|Proyecto.(79).cnf
db|Proyecto.(79).cnf
# case_insensitive
# source_file
db|mux_rmc.tdf
2070bf8814b97e4610a238a33c329bb
7
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rmc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Proyecto.(80).cnf
db|Proyecto.(80).cnf
# case_insensitive
# source_file
lpm_counter.tdf
b243fc5a1355e8ba9c5f2f8eae4612a
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_e6f
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
dffeea.inc
f11711657cd42ee78437f4349496034
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
}
# macro_sequence

# end
# entity
cntr_e6f
# storage
db|Proyecto.(81).cnf
db|Proyecto.(81).cnf
# case_insensitive
# source_file
db|cntr_e6f.tdf
5e2189594242a8ff5b1787fb9cac21b
7
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_e6f:auto_generated
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_e6f:auto_generated
}
# macro_sequence

# end
# entity
a_fefifo
# storage
db|Proyecto.(82).cnf
db|Proyecto.(82).cnf
# case_insensitive
# source_file
a_fefifo.tdf
1be7ffe1fae73fa6df18d72f4468b742
7
# user_parameter {
LPM_WIDTHAD
1
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USEDW_IN_DELAY
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wreq
-1
3
usedw_in0
-1
3
threshold
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|Proyecto.(83).cnf
db|Proyecto.(83).cnf
# case_insensitive
# source_file
lpm_compare.tdf
90e93c16835498bccd15da685a8ee53c
7
# user_parameter {
lpm_width
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_kag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
}
# macro_sequence

# end
# entity
cmpr_kag
# storage
db|Proyecto.(84).cnf
db|Proyecto.(84).cnf
# case_insensitive
# source_file
db|cmpr_kag.tdf
aea8cd2dda8c8ec673d97cf78dd885
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_kag:auto_generated
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_kag:auto_generated
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_kag:auto_generated
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_kag:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|Proyecto.(85).cnf
db|Proyecto.(85).cnf
# case_insensitive
# source_file
lpm_compare.tdf
90e93c16835498bccd15da685a8ee53c
7
# user_parameter {
lpm_width
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_kag
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa0
-1
3
aeb
-1
3
datab0
-1
2
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_read_which_resides_within_Proyecto_sgdma_0:the_descriptor_read_which_resides_within_Proyecto_sgdma_0|descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_Proyecto_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
}
# macro_sequence

# end
# entity
descriptor_write_which_resides_within_Proyecto_sgdma_0
# storage
db|Proyecto.(86).cnf
db|Proyecto.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_chain:the_Proyecto_sgdma_0_chain|descriptor_write_which_resides_within_Proyecto_sgdma_0:the_descriptor_write_which_resides_within_Proyecto_sgdma_0
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_command_grabber
# storage
db|Proyecto.(87).cnf
db|Proyecto.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_grabber:the_Proyecto_sgdma_0_command_grabber
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_m_read
# storage
db|Proyecto.(88).cnf
db|Proyecto.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_read:the_Proyecto_sgdma_0_m_read
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_m_readfifo
# storage
db|Proyecto.(89).cnf
db|Proyecto.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_m_readfifo_m_readfifo
# storage
db|Proyecto.(90).cnf
db|Proyecto.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo
}
# macro_sequence

# end
# entity
scfifo
# storage
db|Proyecto.(91).cnf
db|Proyecto.(91).cnf
# case_insensitive
# source_file
scfifo.tdf
7afcae4bbc351f59394fdbe37f7676e2
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
36
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_3o31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo
}
# macro_sequence

# end
# entity
scfifo_3o31
# storage
db|Proyecto.(92).cnf
db|Proyecto.(92).cnf
# case_insensitive
# source_file
db|scfifo_3o31.tdf
6426deacf9b25ea0ae7944fc10eaaa40
7
# used_port {
wrreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_au31
# storage
db|Proyecto.(93).cnf
db|Proyecto.(93).cnf
# case_insensitive
# source_file
db|a_dpfifo_au31.tdf
df80f99c3576cb7e60c9a4efc6abdfd7
7
# used_port {
wreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_7qd1
# storage
db|Proyecto.(94).cnf
db|Proyecto.(94).cnf
# case_insensitive
# source_file
db|altsyncram_7qd1.tdf
5db6ae5e1c74e3769836b725797f6de
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|altsyncram_7qd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_0o8
# storage
db|Proyecto.(95).cnf
db|Proyecto.(95).cnf
# case_insensitive
# source_file
db|cmpr_0o8.tdf
a4288dc2ef1379e83a417c7d35867c
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cmpr_0o8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_0o8
# storage
db|Proyecto.(96).cnf
db|Proyecto.(96).cnf
# case_insensitive
# source_file
db|cmpr_0o8.tdf
a4288dc2ef1379e83a417c7d35867c
7
# used_port {
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cmpr_0o8:two_comparison
}
# macro_sequence

# end
# entity
cntr_djb
# storage
db|Proyecto.(97).cnf
db|Proyecto.(97).cnf
# case_insensitive
# source_file
db|cntr_djb.tdf
1f1014c2454c265291372373da18626
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cntr_djb:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_qj7
# storage
db|Proyecto.(98).cnf
db|Proyecto.(98).cnf
# case_insensitive
# source_file
db|cntr_qj7.tdf
bf3632423ea3174ba9a1c8555b21b4
7
# used_port {
updown
-1
3
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cntr_qj7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_ejb
# storage
db|Proyecto.(99).cnf
db|Proyecto.(99).cnf
# case_insensitive
# source_file
db|cntr_ejb.tdf
479c2556b963739ce7d6a39cd53175a6
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_m_readfifo:the_Proyecto_sgdma_0_m_readfifo|Proyecto_sgdma_0_m_readfifo_m_readfifo:the_Proyecto_sgdma_0_m_readfifo_m_readfifo|scfifo:Proyecto_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_3o31:auto_generated|a_dpfifo_au31:dpfifo|cntr_ejb:wr_ptr
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_command_fifo
# storage
db|Proyecto.(100).cnf
db|Proyecto.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo
}
# macro_sequence

# end
# entity
scfifo
# storage
db|Proyecto.(101).cnf
db|Proyecto.(101).cnf
# case_insensitive
# source_file
scfifo.tdf
7afcae4bbc351f59394fdbe37f7676e2
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
104
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_g531
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo
}
# macro_sequence

# end
# entity
scfifo_g531
# storage
db|Proyecto.(102).cnf
db|Proyecto.(102).cnf
# case_insensitive
# source_file
db|scfifo_g531.tdf
b567de4742c4d88eba897015b75a74f4
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_nb31
# storage
db|Proyecto.(103).cnf
db|Proyecto.(103).cnf
# case_insensitive
# source_file
db|a_dpfifo_nb31.tdf
1e812013d438868ae972a632abc27b
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_hpd1
# storage
db|Proyecto.(104).cnf
db|Proyecto.(104).cnf
# case_insensitive
# source_file
db|altsyncram_hpd1.tdf
788c8ba9cfcf913dd072bab7952714e7
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|altsyncram_hpd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_sn8
# storage
db|Proyecto.(105).cnf
db|Proyecto.(105).cnf
# case_insensitive
# source_file
db|cmpr_sn8.tdf
a641bbd1b8143fda107d57cae52ea3e6
7
# used_port {
datab0
-1
3
aeb
-1
3
dataa0
-1
2
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|cmpr_sn8:almost_full_comparer
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cmpr_sn8:almost_full_comparer
}
# macro_sequence

# end
# entity
cntr_mj7
# storage
db|Proyecto.(106).cnf
db|Proyecto.(106).cnf
# case_insensitive
# source_file
db|cntr_mj7.tdf
e2d9afad0d725cb9d8e8360305b4ad8
7
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|cntr_mj7:usedw_counter
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_mj7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_ajb
# storage
db|Proyecto.(107).cnf
db|Proyecto.(107).cnf
# case_insensitive
# source_file
db|cntr_ajb.tdf
b9829f2d5304ba02d5545d3869fbf6e
7
# used_port {
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_command_fifo:the_Proyecto_sgdma_0_command_fifo|scfifo:Proyecto_sgdma_0_command_fifo_command_fifo|scfifo_g531:auto_generated|a_dpfifo_nb31:dpfifo|cntr_ajb:wr_ptr
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_ajb:wr_ptr
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_desc_address_fifo
# storage
db|Proyecto.(108).cnf
db|Proyecto.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo
}
# macro_sequence

# end
# entity
scfifo
# storage
db|Proyecto.(109).cnf
db|Proyecto.(109).cnf
# case_insensitive
# source_file
scfifo.tdf
7afcae4bbc351f59394fdbe37f7676e2
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|Proyecto.(110).cnf
db|Proyecto.(110).cnf
# case_insensitive
# source_file
a_fffifo.tdf
65c690f385c931ec5bf96ec3aaacae9
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Proyecto.(111).cnf
db|Proyecto.(111).cnf
# case_insensitive
# source_file
lpm_ff.tdf
2d7c817e44295c745ac4957eaae7b6
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Proyecto.(112).cnf
db|Proyecto.(112).cnf
# case_insensitive
# source_file
lpm_mux.tdf
8097bab138c4365d841209eee837c
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_9oc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_31
-1
3
data1_30
-1
3
data1_3
-1
3
data1_29
-1
3
data1_28
-1
3
data1_27
-1
3
data1_26
-1
3
data1_25
-1
3
data1_24
-1
3
data1_23
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_31
-1
3
data0_30
-1
3
data0_3
-1
3
data0_29
-1
3
data0_28
-1
3
data0_27
-1
3
data0_26
-1
3
data0_25
-1
3
data0_24
-1
3
data0_23
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_9oc
# storage
db|Proyecto.(113).cnf
db|Proyecto.(113).cnf
# case_insensitive
# source_file
db|mux_9oc.tdf
3ea0ca55d910b8fa33847fca12254330
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_desc_address_fifo:the_Proyecto_sgdma_0_desc_address_fifo|scfifo:Proyecto_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_9oc:auto_generated
}
# macro_sequence

# end
# entity
Proyecto_sgdma_0_status_token_fifo
# storage
db|Proyecto.(114).cnf
db|Proyecto.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_sgdma_0.v
35b1478890aba9a9fcc1281ac392aa8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo
}
# macro_sequence

# end
# entity
scfifo
# storage
db|Proyecto.(115).cnf
db|Proyecto.(115).cnf
# case_insensitive
# source_file
scfifo.tdf
7afcae4bbc351f59394fdbe37f7676e2
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
24
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1431
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo
}
# macro_sequence

# end
# entity
scfifo_1431
# storage
db|Proyecto.(116).cnf
db|Proyecto.(116).cnf
# case_insensitive
# source_file
db|scfifo_1431.tdf
06b4e7872de847833dad54b8963c
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_8a31
# storage
db|Proyecto.(117).cnf
db|Proyecto.(117).cnf
# case_insensitive
# source_file
db|a_dpfifo_8a31.tdf
bdecd9eb593d80aa925ace21f28ddabb
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_jmd1
# storage
db|Proyecto.(118).cnf
db|Proyecto.(118).cnf
# case_insensitive
# source_file
db|altsyncram_jmd1.tdf
a271343c592a3efb41cc6ff52117553a
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
}
# hierarchies {
Proyecto:u1|Proyecto_sgdma_0:sgdma_0|Proyecto_sgdma_0_status_token_fifo:the_Proyecto_sgdma_0_status_token_fifo|scfifo:Proyecto_sgdma_0_status_token_fifo_status_token_fifo|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_jmd1:FIFOram
}
# macro_sequence

# end
# entity
Proyecto_onchip_memory2_0
# storage
db|Proyecto.(119).cnf
db|Proyecto.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_onchip_memory2_0.v
4260ca11efba90315cb9342a995b23
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INIT_FILE
../Proyecto_onchip_memory2_0.hex
PARAMETER_STRING
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_onchip_memory2_0:onchip_memory2_0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(120).cnf
db|Proyecto.(120).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_onchip_memory2_0.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
1024
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_32d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_32d1
# storage
db|Proyecto.(121).cnf
db|Proyecto.(121).cnf
# case_insensitive
# source_file
db|altsyncram_32d1.tdf
c3fbdd23ec6a4ee4fffc1ecf7560f5c0
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_onchip_memory2_0.hex
0
}
# hierarchies {
Proyecto:u1|Proyecto_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_32d1:auto_generated
}
# macro_sequence

# end
# entity
altera_avalon_dc_fifo
# storage
db|Proyecto.(122).cnf
db|Proyecto.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_dc_fifo.v
1f6d5c791f3426bbe519d596be356bf6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
4
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
8
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
16
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
WR_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0
}
# macro_sequence

# end
# entity
altera_dcfifo_synchronizer_bundle
# storage
db|Proyecto.(123).cnf
db|Proyecto.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
64dd05d2c9ba993e0160f8717f2cfb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
5
PARAMETER_SIGNED_DEC
USR
DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser
Proyecto:u1|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser
}
# macro_sequence

# end
# entity
altera_avalon_pixel_converter
# storage
db|Proyecto.(124).cnf
db|Proyecto.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_pixel_converter.v
8e7e82fc9c66eee8caec091d8c17a93
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SOURCE_SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_avalon_pixel_converter:pixel_converter_0
}
# macro_sequence

# end
# entity
altera_avalon_video_sync_generator
# storage
db|Proyecto.(125).cnf
db|Proyecto.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_video_sync_generator.v
a2a12853e57c305a6670c5bd2c96185b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_STREAM_BIT_WIDTH
24
PARAMETER_SIGNED_DEC
USR
BEATS_PER_PIXEL
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_CLOCK_EDGE
1
PARAMETER_SIGNED_DEC
DEF
NUM_ROWS
480
PARAMETER_SIGNED_DEC
USR
NUM_COLUMNS
640
PARAMETER_SIGNED_DEC
USR
H_BLANK_PIXELS
144
PARAMETER_SIGNED_DEC
USR
H_FRONT_PORCH_PIXELS
16
PARAMETER_SIGNED_DEC
USR
H_SYNC_PULSE_PIXELS
96
PARAMETER_SIGNED_DEC
USR
H_SYNC_PULSE_POLARITY
0
PARAMETER_SIGNED_DEC
USR
V_BLANK_LINES
35
PARAMETER_SIGNED_DEC
USR
V_FRONT_PORCH_LINES
10
PARAMETER_SIGNED_DEC
USR
V_SYNC_PULSE_LINES
2
PARAMETER_SIGNED_DEC
USR
V_SYNC_PULSE_POLARITY
0
PARAMETER_SIGNED_DEC
USR
TOTAL_HSCAN_PIXELS
800
PARAMETER_SIGNED_DEC
USR
TOTAL_VSCAN_LINES
525
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_avalon_video_sync_generator:video_sync_generator_0
}
# macro_sequence

# end
# entity
Proyecto_timer_0
# storage
db|Proyecto.(126).cnf
db|Proyecto.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_timer_0.v
be99b541a2f692f8b165e0e3e1f624b1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_timer_0:timer_0
}
# macro_sequence

# end
# entity
ps2
# storage
db|Proyecto.(127).cnf
db|Proyecto.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|ps2.vhd
196081de19556e1e4b6d01fed58d7e4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_frequency
100000000
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|ps2:ps2_0
Proyecto:u1|ps2:ps2_1
}
# macro_sequence

# end
# entity
gpu
# storage
db|Proyecto.(128).cnf
db|Proyecto.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|gpu.vhd
acdf9823dd0132e301fe7638a696728
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
instruction_slave_address_width
12
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|core_pkg.vhd
d66e8882e3785f1ac25ab2a9b2255e3e
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0
}
# macro_sequence

# end
# entity
core
# storage
db|Proyecto.(129).cnf
db|Proyecto.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|core.vhd
5465afd30211161cab3b9618379f5c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
round_style
round_to_nearest
PARAMETER_ENUM
USR
dedicated_registers
false
PARAMETER_ENUM
USR
latency_1
false
PARAMETER_ENUM
USR
fadd_latency
2
PARAMETER_SIGNED_DEC
USR
embedded_multiplier
true
PARAMETER_ENUM
USR
fmul_latency
2
PARAMETER_SIGNED_DEC
USR
fdiv_latency
10
PARAMETER_SIGNED_DEC
USR
fcomp_latency
0
PARAMETER_SIGNED_DEC
USR
 constraint(pc)
31 downto 0
PARAMETER_STRING
USR
 constraint(instruction)
31 downto 0
PARAMETER_STRING
USR
 constraint(address)
31 downto 0
PARAMETER_STRING
USR
 constraint(readdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(writedata)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|core_pkg.vhd
d66e8882e3785f1ac25ab2a9b2255e3e
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0
}
# macro_sequence

# end
# entity
registers
# storage
db|Proyecto.(130).cnf
db|Proyecto.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|registers.vhd
8fd78914a315595a88769ca531c01a73
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
addr_width
5
PARAMETER_SIGNED_DEC
USR
data_width
32
PARAMETER_SIGNED_DEC
USR
use_reset
false
PARAMETER_ENUM
USR
 constraint(addra)
4 downto 0
PARAMETER_STRING
USR
 constraint(dataa)
31 downto 0
PARAMETER_STRING
USR
 constraint(addrb)
4 downto 0
PARAMETER_STRING
USR
 constraint(datab)
31 downto 0
PARAMETER_STRING
USR
 constraint(addrc)
4 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|registers:u0
}
# macro_sequence

# end
# entity
fmulp2
# storage
db|Proyecto.(131).cnf
db|Proyecto.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|fmulp2.vhd
389cbad896928922c0289a306a592
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
latency
0
PARAMETER_SIGNED_DEC
USR
 constraint(exponent2)
8 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fmulp2:u2
}
# macro_sequence

# end
# entity
fadd_fsub
# storage
db|Proyecto.(132).cnf
db|Proyecto.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|fadd_fsub.vhd
bddc6dec9a495b4242fefafa7d7d932
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
round_style
round_to_nearest
PARAMETER_ENUM
USR
latency
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fadd_fsub:u3
}
# macro_sequence

# end
# entity
add_sub
# storage
db|Proyecto.(133).cnf
db|Proyecto.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|add_sub.vhd
c6843e95df7d4037aaf559bb2af3a92f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
data_width
24
PARAMETER_SIGNED_DEC
USR
shift_max
255
PARAMETER_SIGNED_DEC
USR
latency
1
PARAMETER_SIGNED_DEC
USR
 constraint(x1)
23 downto 0
PARAMETER_STRING
USR
 constraint(x2)
23 downto 0
PARAMETER_STRING
USR
 constraint(y)
25 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fadd_fsub:u3|add_sub:u0
}
# macro_sequence

# end
# entity
fmul
# storage
db|Proyecto.(134).cnf
db|Proyecto.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|fmul.vhd
8820b9d5b097d8af82b9b4897221a28
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
round_style
round_to_nearest
PARAMETER_ENUM
USR
latency
2
PARAMETER_SIGNED_DEC
USR
embedded_multiplier
true
PARAMETER_ENUM
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fmul:u4
}
# macro_sequence

# end
# entity
mul
# storage
db|Proyecto.(135).cnf
db|Proyecto.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|mul.vhd
6e708c7c84c3f43d6e2c3ac7260739e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
data_width
24
PARAMETER_SIGNED_DEC
USR
latency
1
PARAMETER_SIGNED_DEC
USR
embedded_multiplier
true
PARAMETER_ENUM
USR
 constraint(x1)
23 downto 0
PARAMETER_STRING
USR
 constraint(x2)
23 downto 0
PARAMETER_STRING
USR
 constraint(y)
24 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fmul:u4|mul:u0
}
# macro_sequence

# end
# entity
fdiv
# storage
db|Proyecto.(136).cnf
db|Proyecto.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|fdiv.vhd
a455661953523b2bc6a584bfbf2bef22
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
round_style
round_to_nearest
PARAMETER_ENUM
USR
latency
10
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fdiv:u5
}
# macro_sequence

# end
# entity
div
# storage
db|Proyecto.(137).cnf
db|Proyecto.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|div.vhd
caf9f124527f80a7b81ec7eed7e07dcc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
data_width
24
PARAMETER_SIGNED_DEC
USR
latency
9
PARAMETER_SIGNED_DEC
USR
 constraint(x1)
23 downto 0
PARAMETER_STRING
USR
 constraint(x2)
23 downto 0
PARAMETER_STRING
USR
 constraint(y)
24 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fdiv:u5|div:u0
}
# macro_sequence

# end
# entity
fcomp_fmin_fmax
# storage
db|Proyecto.(138).cnf
db|Proyecto.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|fcomp_fmin_fmax.vhd
a6b8e7df3abddf337daf4f2e30c23b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
latency_1
0
PARAMETER_SIGNED_DEC
USR
latency_2
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|fcomp_fmin_fmax:u6
}
# macro_sequence

# end
# entity
trunc_round_ceil_floor
# storage
db|Proyecto.(139).cnf
db|Proyecto.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|trunc_round_ceil_floor.vhd
72b04977ab295477f7895dcc41d3ff7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
use_subnormal
false
PARAMETER_ENUM
USR
latency
0
PARAMETER_SIGNED_DEC
USR
 constraint(sel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|trunc_round_ceil_floor:u7
}
# macro_sequence

# end
# entity
ftou8
# storage
db|Proyecto.(140).cnf
db|Proyecto.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|ftou8.vhd
8ddafd061738a392c6ad085a443ea97
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
datac_reg
false
PARAMETER_ENUM
USR
 constraint(dataa)
31 downto 0
PARAMETER_STRING
USR
 constraint(ll_lh_hl_hh)
1 downto 0
PARAMETER_STRING
USR
 constraint(datab)
31 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|ftou8:u8
}
# macro_sequence

# end
# entity
ftou16
# storage
db|Proyecto.(141).cnf
db|Proyecto.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|ftou16.vhd
7062577e8e5317b196f726592f82c15e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
datac_reg
false
PARAMETER_ENUM
USR
 constraint(dataa)
31 downto 0
PARAMETER_STRING
USR
 constraint(datab)
31 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|ftou16:u9
}
# macro_sequence

# end
# entity
ftou32
# storage
db|Proyecto.(142).cnf
db|Proyecto.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|ftou32.vhd
c885f73293266f5868429d79fefa2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
datac_reg
false
PARAMETER_ENUM
USR
 constraint(dataa)
31 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|ftou32:u10
}
# macro_sequence

# end
# entity
u8tof
# storage
db|Proyecto.(143).cnf
db|Proyecto.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|u8tof.vhd
d37c9e897d0a87761565cc5e49266d6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
datac_reg
false
PARAMETER_ENUM
USR
 constraint(ll_lh_hl_hh)
1 downto 0
PARAMETER_STRING
USR
 constraint(datab)
31 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|u8tof:u11
}
# macro_sequence

# end
# entity
u16tof
# storage
db|Proyecto.(144).cnf
db|Proyecto.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|u16tof.vhd
68423743e3477886c08db2887882834
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
datac_reg
false
PARAMETER_ENUM
USR
 constraint(datab)
31 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|u16tof:u12
}
# macro_sequence

# end
# entity
u32tof
# storage
db|Proyecto.(145).cnf
db|Proyecto.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|u32tof.vhd
352ca59267ffa9d2fa273c1a5b140b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
datac_reg
false
PARAMETER_ENUM
USR
 constraint(datab)
31 downto 0
PARAMETER_STRING
USR
 constraint(datac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|u32tof:u13
}
# macro_sequence

# end
# entity
portc_tristate_bridge
# storage
db|Proyecto.(146).cnf
db|Proyecto.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
proyecto|synthesis|submodules|portc_tristate_bridge.vhd
20a4a17eef9fdf9c413dead5f4b34fc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ports
17
PARAMETER_SIGNED_DEC
USR
 constraint(iaddrc)
16 downto 0,4 downto 0
PARAMETER_STRING
USR
 constraint(iwec)
16 downto 0
PARAMETER_STRING
USR
 constraint(idatac)
16 downto 0,31 downto 0
PARAMETER_STRING
USR
 constraint(oaddrc)
4 downto 0
PARAMETER_STRING
USR
 constraint(odatac)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
proyecto|synthesis|submodules|core_pkg.vhd
d66e8882e3785f1ac25ab2a9b2255e3e
proyecto|synthesis|submodules|pfloat_pkg.vhd
d7afe813efad714a0d0a76aedc6ea20
}
# hierarchies {
Proyecto:u1|gpu:gpu_0|core:u0|portc_tristate_bridge:u14
}
# macro_sequence

# end
# entity
altera_avalon_mm_bridge
# storage
db|Proyecto.(147).cnf
db|Proyecto.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_mm_bridge.v
3b2dfbf789bc713b776469198ef427e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
25
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
PIPELINE_COMMAND
1
PARAMETER_SIGNED_DEC
USR
PIPELINE_RESPONSE
1
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_mm_bridge:mm_bridge_0
}
# macro_sequence

# end
# entity
Proyecto_onchip_memory2_1
# storage
db|Proyecto.(148).cnf
db|Proyecto.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_onchip_memory2_1.v
35d7c1db9d4b5d45bb5c108cc3a42c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INIT_FILE
../Proyecto_onchip_memory2_1.hex
PARAMETER_STRING
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_onchip_memory2_1:onchip_memory2_1
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(149).cnf
db|Proyecto.(149).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Proyecto_onchip_memory2_1.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
256
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7uc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# hierarchies {
Proyecto:u1|Proyecto_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_7uc1
# storage
db|Proyecto.(150).cnf
db|Proyecto.(150).cnf
# case_insensitive
# source_file
db|altsyncram_7uc1.tdf
f5283a8981b07bbf36dc6e466d7040
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
proyecto_onchip_memory2_1.hex
0
}
# hierarchies {
Proyecto:u1|Proyecto_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_7uc1:auto_generated
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(151).cnf
db|Proyecto.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
1
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(152).cnf
db|Proyecto.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(153).cnf
db|Proyecto.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:gpu_0_data_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(154).cnf
db|Proyecto.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:sgdma_0_descriptor_write_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(155).cnf
db|Proyecto.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:sgdma_0_descriptor_read_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(156).cnf
db|Proyecto.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
9
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(157).cnf
db|Proyecto.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
24
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
2
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
1
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:sdram_0_s1_translator
Proyecto:u1|altera_merlin_slave_translator:sdram_1_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(158).cnf
db|Proyecto.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
Proyecto:u1|altera_merlin_slave_translator:ps2_0_avalon_slave_translator
Proyecto:u1|altera_merlin_slave_translator:ps2_1_avalon_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(159).cnf
db|Proyecto.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
8
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
25
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
25
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
25
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
25
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:lcd_0_control_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(160).cnf
db|Proyecto.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
1
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(161).cnf
db|Proyecto.(161).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
4
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:sgdma_0_csr_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(162).cnf
db|Proyecto.(162).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:timer_0_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(163).cnf
db|Proyecto.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
25
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:mm_bridge_0_s0_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(164).cnf
db|Proyecto.(164).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
12
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:gpu_0_instruction_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(165).cnf
db|Proyecto.(165).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
8
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
1
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:onchip_memory2_1_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Proyecto.(166).cnf
db|Proyecto.(166).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
8
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
1
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
0
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
8
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_translator:gpu_0_control_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(167).cnf
db|Proyecto.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
6
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:sgdma_0_m_read_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Proyecto.(168).cnf
db|Proyecto.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
25
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_master_translator:mm_bridge_0_m0_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|Proyecto.(169).cnf
db|Proyecto.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
90
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:sgdma_0_csr_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
Proyecto:u1|altera_merlin_slave_agent:lcd_0_control_slave_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|Proyecto.(170).cnf
db|Proyecto.(170).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:sgdma_0_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_slave_agent:lcd_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(171).cnf
db|Proyecto.(171).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
90
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:sgdma_0_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(172).cnf
db|Proyecto.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
32
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:sgdma_0_csr_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:ps2_1_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:ps2_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:gpu_0_instruction_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Proyecto:u1|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(173).cnf
db|Proyecto.(173).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
0
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
3
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(174).cnf
db|Proyecto.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
4
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:sgdma_0_descriptor_read_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(175).cnf
db|Proyecto.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
3
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:sgdma_0_descriptor_write_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(176).cnf
db|Proyecto.(176).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|Proyecto.(177).cnf
db|Proyecto.(177).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
61
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
54
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
51
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
65
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
62
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
66
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
58
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
70
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
70
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
16
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
1
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
2
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
72
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|Proyecto.(178).cnf
db|Proyecto.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(179).cnf
db|Proyecto.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
72
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
7
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
72
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Proyecto:u1|altera_avalon_sc_fifo:sdram_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(180).cnf
db|Proyecto.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
16
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
3
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
1
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(181).cnf
db|Proyecto.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
5
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
90
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(182).cnf
db|Proyecto.(182).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
32
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
3
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
1
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(183).cnf
db|Proyecto.(183).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
2
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:gpu_0_data_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|Proyecto.(184).cnf
db|Proyecto.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
52
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
7
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
8
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
40
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
9
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
45
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
41
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
42
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
43
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
44
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
56
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
53
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
60
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
57
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
51
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
49
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
48
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
46
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
61
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
61
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
8
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
1
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
1
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
1
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
63
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:gpu_0_control_slave_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|Proyecto.(185).cnf
db|Proyecto.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:gpu_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(186).cnf
db|Proyecto.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
63
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
63
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:gpu_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Proyecto.(187).cnf
db|Proyecto.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
8
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_sc_fifo:gpu_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|Proyecto.(188).cnf
db|Proyecto.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
67
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
54
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
51
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
68
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
68
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
69
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
66
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
61
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
70
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
70
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
16
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
1
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
2
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
72
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:sdram_1_s1_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|Proyecto.(189).cnf
db|Proyecto.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
6
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
6
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_slave_agent:sdram_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
Proyecto:u1|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(190).cnf
db|Proyecto.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
85
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
79
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
86
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
86
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
87
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
63
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
6
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
6
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
1
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Proyecto.(191).cnf
db|Proyecto.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
85
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
79
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
86
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
86
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
87
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
6
PARAMETER_SIGNED_DEC
USR
ID
0
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
63
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
6
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
6
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
1
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_merlin_master_agent:sgdma_0_m_read_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
Proyecto_addr_router
# storage
db|Proyecto.(192).cnf
db|Proyecto.(192).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router.sv
a1b46dc98b6fb279471af81a74f17bf0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router:addr_router
}
# macro_sequence

# end
# entity
Proyecto_addr_router_default_decode
# storage
db|Proyecto.(193).cnf
db|Proyecto.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router.sv
a1b46dc98b6fb279471af81a74f17bf0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router:addr_router|Proyecto_addr_router_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_addr_router_001
# storage
db|Proyecto.(194).cnf
db|Proyecto.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_001.sv
d6986f6f54718ed2742f49a494d21b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_001:addr_router_001
}
# macro_sequence

# end
# entity
Proyecto_addr_router_001_default_decode
# storage
db|Proyecto.(195).cnf
db|Proyecto.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_001.sv
d6986f6f54718ed2742f49a494d21b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
9
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
9
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_001:addr_router_001|Proyecto_addr_router_001_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_addr_router_002
# storage
db|Proyecto.(196).cnf
db|Proyecto.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_002.sv
586ca6bcfc264b9fe224c7aafebf10
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_002:addr_router_002
}
# macro_sequence

# end
# entity
Proyecto_addr_router_002_default_decode
# storage
db|Proyecto.(197).cnf
db|Proyecto.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_002.sv
586ca6bcfc264b9fe224c7aafebf10
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
9
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_002:addr_router_002|Proyecto_addr_router_002_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_addr_router_003
# storage
db|Proyecto.(198).cnf
db|Proyecto.(198).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_003.sv
7fc352827eafd2cbe56c9c7d13b33
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_003:addr_router_003
Proyecto:u1|Proyecto_addr_router_003:addr_router_004
}
# macro_sequence

# end
# entity
Proyecto_addr_router_003_default_decode
# storage
db|Proyecto.(199).cnf
db|Proyecto.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_003.sv
7fc352827eafd2cbe56c9c7d13b33
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_003:addr_router_003|Proyecto_addr_router_003_default_decode:the_default_decode
Proyecto:u1|Proyecto_addr_router_003:addr_router_004|Proyecto_addr_router_003_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router
# storage
db|Proyecto.(200).cnf
db|Proyecto.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router.sv
fc13079a1ffd1febf14302a73101786
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router:id_router
}
# macro_sequence

# end
# entity
Proyecto_id_router_default_decode
# storage
db|Proyecto.(201).cnf
db|Proyecto.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router.sv
fc13079a1ffd1febf14302a73101786
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router:id_router|Proyecto_id_router_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router_001
# storage
db|Proyecto.(202).cnf
db|Proyecto.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_001.sv
3b5e85dbdc18533ac4841fa3dd10a5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_001:id_router_001
}
# macro_sequence

# end
# entity
Proyecto_id_router_001_default_decode
# storage
db|Proyecto.(203).cnf
db|Proyecto.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_001.sv
3b5e85dbdc18533ac4841fa3dd10a5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_001:id_router_001|Proyecto_id_router_001_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router_002
# storage
db|Proyecto.(204).cnf
db|Proyecto.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_002.sv
28cb14f0e16d4a6af673b7c7c7f33bf
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_002:id_router_002
Proyecto:u1|Proyecto_id_router_002:id_router_003
Proyecto:u1|Proyecto_id_router_002:id_router_005
Proyecto:u1|Proyecto_id_router_002:id_router_006
Proyecto:u1|Proyecto_id_router_002:id_router_007
Proyecto:u1|Proyecto_id_router_002:id_router_008
Proyecto:u1|Proyecto_id_router_002:id_router_010
}
# macro_sequence

# end
# entity
Proyecto_id_router_002_default_decode
# storage
db|Proyecto.(205).cnf
db|Proyecto.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_002.sv
28cb14f0e16d4a6af673b7c7c7f33bf
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_002:id_router_002|Proyecto_id_router_002_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_002:id_router_003|Proyecto_id_router_002_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_002:id_router_005|Proyecto_id_router_002_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_002:id_router_006|Proyecto_id_router_002_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_002:id_router_007|Proyecto_id_router_002_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_002:id_router_008|Proyecto_id_router_002_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_002:id_router_010|Proyecto_id_router_002_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router_004
# storage
db|Proyecto.(206).cnf
db|Proyecto.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_004.sv
c65a1e5dda62d28fe27145f5f1d1422
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_004:id_router_004
}
# macro_sequence

# end
# entity
Proyecto_id_router_004_default_decode
# storage
db|Proyecto.(207).cnf
db|Proyecto.(207).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_004.sv
c65a1e5dda62d28fe27145f5f1d1422
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_004:id_router_004|Proyecto_id_router_004_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router_009
# storage
db|Proyecto.(208).cnf
db|Proyecto.(208).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_009.sv
f68235ba3ed03bc4a7d4c8cbfe2b9aa
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_009:id_router_009
Proyecto:u1|Proyecto_id_router_009:id_router_011
}
# macro_sequence

# end
# entity
Proyecto_id_router_009_default_decode
# storage
db|Proyecto.(209).cnf
db|Proyecto.(209).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_009.sv
f68235ba3ed03bc4a7d4c8cbfe2b9aa
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_009:id_router_009|Proyecto_id_router_009_default_decode:the_default_decode
Proyecto:u1|Proyecto_id_router_009:id_router_011|Proyecto_id_router_009_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router_012
# storage
db|Proyecto.(210).cnf
db|Proyecto.(210).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_012.sv
db19c4d907dd12f30b7b9c3e1355a8f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_012:id_router_012
}
# macro_sequence

# end
# entity
Proyecto_id_router_012_default_decode
# storage
db|Proyecto.(211).cnf
db|Proyecto.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_012.sv
db19c4d907dd12f30b7b9c3e1355a8f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_012:id_router_012|Proyecto_id_router_012_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_addr_router_005
# storage
db|Proyecto.(212).cnf
db|Proyecto.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_005.sv
867f37339bd768d7b161b80ade93631
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_005:addr_router_005
Proyecto:u1|Proyecto_addr_router_005:addr_router_006
}
# macro_sequence

# end
# entity
Proyecto_addr_router_005_default_decode
# storage
db|Proyecto.(213).cnf
db|Proyecto.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_addr_router_005.sv
867f37339bd768d7b161b80ade93631
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_addr_router_005:addr_router_005|Proyecto_addr_router_005_default_decode:the_default_decode
Proyecto:u1|Proyecto_addr_router_005:addr_router_006|Proyecto_addr_router_005_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
Proyecto_id_router_013
# storage
db|Proyecto.(214).cnf
db|Proyecto.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_013.sv
161ee4a7a17cdbfdafd1d5d59d20bd5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_013:id_router_013
}
# macro_sequence

# end
# entity
Proyecto_id_router_013_default_decode
# storage
db|Proyecto.(215).cnf
db|Proyecto.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_id_router_013.sv
161ee4a7a17cdbfdafd1d5d59d20bd5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|Proyecto_id_router_013:id_router_013|Proyecto_id_router_013_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
altera_merlin_traffic_limiter
# storage
db|Proyecto.(216).cnf
db|Proyecto.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_traffic_limiter.sv
f96f5760d5de93a86e5f82ae3159e80
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
8
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_traffic_limiter:limiter
Proyecto:u1|altera_merlin_traffic_limiter:limiter_001
}
# macro_sequence

# end
# entity
altera_merlin_traffic_limiter
# storage
db|Proyecto.(217).cnf
db|Proyecto.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_traffic_limiter.sv
f96f5760d5de93a86e5f82ae3159e80
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
1
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_traffic_limiter:limiter_002
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter
# storage
db|Proyecto.(218).cnf
db|Proyecto.(218).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
61
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
58
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_MASK
3
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_VALUE
3
PARAMETER_SIGNED_DEC
USR
OUT_BYTE_CNT_H
56
PARAMETER_SIGNED_DEC
USR
OUT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
COMPRESSED_READ_SUPPORT
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_uncompressed_only
# storage
db|Proyecto.(219).cnf
db|Proyecto.(219).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter
# storage
db|Proyecto.(220).cnf
db|Proyecto.(220).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
52
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
40
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
9
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
48
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
46
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
51
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
49
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
41
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
43
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
44
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
8
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_MASK
7
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_VALUE
7
PARAMETER_SIGNED_DEC
USR
OUT_BYTE_CNT_H
46
PARAMETER_SIGNED_DEC
USR
OUT_BURSTWRAP_H
51
PARAMETER_SIGNED_DEC
USR
COMPRESSED_READ_SUPPORT
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_001
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_uncompressed_only
# storage
db|Proyecto.(221).cnf
db|Proyecto.(221).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BYTE_CNT_H
48
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
46
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
8
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter
# storage
db|Proyecto.(222).cnf
db|Proyecto.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
66
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
61
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_MASK
63
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_VALUE
63
PARAMETER_SIGNED_DEC
USR
OUT_BYTE_CNT_H
56
PARAMETER_SIGNED_DEC
USR
OUT_BURSTWRAP_H
66
PARAMETER_SIGNED_DEC
USR
COMPRESSED_READ_SUPPORT
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_full
# storage
db|Proyecto.(223).cnf
db|Proyecto.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
66
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
61
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_MASK
63
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_VALUE
63
PARAMETER_SIGNED_DEC
USR
OUT_BYTE_CNT_H
56
PARAMETER_SIGNED_DEC
USR
OUT_BURSTWRAP_H
66
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_burstwrap_increment
# storage
db|Proyecto.(224).cnf
db|Proyecto.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_min
# storage
db|Proyecto.(225).cnf
db|Proyecto.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BYTE_CNT_W
6
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
6
PARAMETER_SIGNED_DEC
USR
PIPELINE_POSITION
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_subtractor
# storage
db|Proyecto.(226).cnf
db|Proyecto.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
7
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_adder
# storage
db|Proyecto.(227).cnf
db|Proyecto.(227).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
7
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
Proyecto:u1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
}
# macro_sequence

# end
# entity
altera_reset_controller
# storage
db|Proyecto.(228).cnf
db|Proyecto.(228).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_reset_controller.v
fe805443f4c82270f63f476d15b3145
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_RESET_INPUTS
2
PARAMETER_SIGNED_DEC
USR
OUTPUT_RESET_SYNC_EDGES
deassert
PARAMETER_STRING
USR
SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_reset_controller:rst_controller
Proyecto:u1|altera_reset_controller:rst_controller_001
Proyecto:u1|altera_reset_controller:rst_controller_002
}
# macro_sequence

# end
# entity
altera_reset_synchronizer
# storage
db|Proyecto.(229).cnf
db|Proyecto.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_reset_synchronizer.v
c7d0d0fb171318ea7ebe95c33f73e20
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ASYNC_RESET
1
PARAMETER_UNSIGNED_BIN
USR
DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
Proyecto:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
Proyecto:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_demux
# storage
db|Proyecto.(230).cnf
db|Proyecto.(230).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux.sv
22ed6f1a1277560b6b14d6829423f3
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_demux:cmd_xbar_demux
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_demux_001
# storage
db|Proyecto.(231).cnf
db|Proyecto.(231).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_001.sv
4fa8795cc12988af0f971437a059
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_demux_001:cmd_xbar_demux_001
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_demux_002
# storage
db|Proyecto.(232).cnf
db|Proyecto.(232).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_002.sv
162be1264bf826518ab1243e3cffa9f6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_demux_002:cmd_xbar_demux_002
Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux
Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux_001
Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux_009
Proyecto:u1|Proyecto_cmd_xbar_demux_002:rsp_xbar_demux_011
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_demux_003
# storage
db|Proyecto.(233).cnf
db|Proyecto.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_003.sv
181a7c5da8eeeccf51c25cdd2b59097
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_demux_003:cmd_xbar_demux_003
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_002
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_003
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_005
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_006
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_007
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_008
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_010
Proyecto:u1|Proyecto_cmd_xbar_demux_003:rsp_xbar_demux_012
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_demux_004
# storage
db|Proyecto.(234).cnf
db|Proyecto.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_004.sv
ad4143375bdb5f0dac75a2c77a1232
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_demux_004:cmd_xbar_demux_004
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_mux
# storage
db|Proyecto.(235).cnf
db|Proyecto.(235).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_mux.sv
53d9fb289c748767d5e328b5f483fef
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_001
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_009
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_011
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Proyecto.(236).cnf
db|Proyecto.(236).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb
Proyecto:u1|Proyecto_cmd_xbar_mux_013:cmd_xbar_mux_013|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|Proyecto.(237).cnf
db|Proyecto.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
Proyecto:u1|Proyecto_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
Proyecto:u1|Proyecto_cmd_xbar_mux_013:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_mux_004
# storage
db|Proyecto.(238).cnf
db|Proyecto.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_mux_004.sv
412a877287db698157a852a36523b5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux_004:cmd_xbar_mux_004
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Proyecto.(239).cnf
db|Proyecto.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
3
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux_004:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|Proyecto.(240).cnf
db|Proyecto.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux_004:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
Proyecto_rsp_xbar_demux_004
# storage
db|Proyecto.(241).cnf
db|Proyecto.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_rsp_xbar_demux_004.sv
e88d56881ce63c3a7fb6a95d9968dee0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_demux_004:rsp_xbar_demux_004
}
# macro_sequence

# end
# entity
Proyecto_rsp_xbar_mux
# storage
db|Proyecto.(242).cnf
db|Proyecto.(242).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_rsp_xbar_mux.sv
2384d4f4fe1186b764793b6eca1e3f0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux
Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux_002
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Proyecto.(243).cnf
db|Proyecto.(243).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
Proyecto:u1|Proyecto_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
Proyecto_rsp_xbar_mux_001
# storage
db|Proyecto.(244).cnf
db|Proyecto.(244).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_rsp_xbar_mux_001.sv
ed47584892282762b5072792b577df
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_mux_001:rsp_xbar_mux_001
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Proyecto.(245).cnf
db|Proyecto.(245).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
13
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|Proyecto.(246).cnf
db|Proyecto.(246).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
26
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_demux_005
# storage
db|Proyecto.(247).cnf
db|Proyecto.(247).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_demux_005.sv
511129ee7c8ac3e80e666ddc845eeea
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_demux_005:cmd_xbar_demux_005
Proyecto:u1|Proyecto_cmd_xbar_demux_005:cmd_xbar_demux_006
}
# macro_sequence

# end
# entity
Proyecto_cmd_xbar_mux_013
# storage
db|Proyecto.(248).cnf
db|Proyecto.(248).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_cmd_xbar_mux_013.sv
ea5bf3367996177a30b76fabeadfea
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_cmd_xbar_mux_013:cmd_xbar_mux_013
}
# macro_sequence

# end
# entity
Proyecto_rsp_xbar_demux_013
# storage
db|Proyecto.(249).cnf
db|Proyecto.(249).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_rsp_xbar_demux_013.sv
bc6c63b3110159d75b819ac886f2ec4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_rsp_xbar_demux_013:rsp_xbar_demux_013
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|Proyecto.(250).cnf
db|Proyecto.(250).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_width_adapter:width_adapter
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|Proyecto.(251).cnf
db|Proyecto.(251).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
58
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_width_adapter:width_adapter_001
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|Proyecto.(252).cnf
db|Proyecto.(252).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
9
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
40
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
7
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
8
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
8
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
41
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
46
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
48
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_width_adapter:width_adapter_002
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|Proyecto.(253).cnf
db|Proyecto.(253).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
9
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
40
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
7
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
8
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
8
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
41
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
46
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
48
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
49
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
51
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
13
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_width_adapter:width_adapter_003
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|Proyecto.(254).cnf
db|Proyecto.(254).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
78
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
79
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
84
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
60
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_width_adapter:width_adapter_004
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|Proyecto.(255).cnf
db|Proyecto.(255).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
60
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
61
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
66
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
71
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
78
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_merlin_width_adapter:width_adapter_005
}
# macro_sequence

# end
# entity
altera_avalon_st_handshake_clock_crosser
# storage
db|Proyecto.(256).cnf
db|Proyecto.(256).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
fc4e8fc3bde5252d4bec98bcbacab2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
89
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
89
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_CHANNEL
1
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
13
PARAMETER_SIGNED_DEC
USR
USE_ERROR
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
1
PARAMETER_SIGNED_DEC
USR
VALID_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
READY_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007
}
# macro_sequence

# end
# entity
altera_avalon_st_clock_crosser
# storage
db|Proyecto.(257).cnf
db|Proyecto.(257).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_avalon_st_clock_crosser.v
808bcef4625aecc642c2b55c44a77ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
104
PARAMETER_SIGNED_DEC
USR
FORWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
BACKWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
Proyecto:u1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
}
# macro_sequence

# end
# entity
Proyecto_irq_mapper
# storage
db|Proyecto.(258).cnf
db|Proyecto.(258).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|proyecto_irq_mapper.sv
9a6b118ce2371bc71cd632e43ed665af
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Proyecto:u1|Proyecto_irq_mapper:irq_mapper
}
# macro_sequence

# end
# entity
altera_irq_clock_crosser
# storage
db|Proyecto.(259).cnf
db|Proyecto.(259).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
proyecto|synthesis|submodules|altera_irq_clock_crosser.sv
e4e066b91b7c15e1a218db7bdd7a3257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IRQ_WIDTH
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Proyecto:u1|altera_irq_clock_crosser:irq_synchronizer
}
# macro_sequence

# end
# entity
altera_std_synchronizer_bundle
# storage
db|Proyecto.(260).cnf
db|Proyecto.(260).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
1
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
a6ba4e4cf78e7b519824c799f8c2710
}
# hierarchies {
Proyecto:u1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|Proyecto.(261).cnf
db|Proyecto.(261).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
proyecto|synthesis|submodules|proyecto_nios2_qsys_0_test_bench.v
a6ba4e4cf78e7b519824c799f8c2710
}
# hierarchies {
Proyecto:u1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
}
# macro_sequence

# end
# entity
pzdyqx
# storage
db|Proyecto.(262).cnf
db|Proyecto.(262).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
8
PARAMETER_UNKNOWN
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
DEF
SLD_NODE_INFO
552448
PARAMETER_SIGNED_DEC
DEF
pzdyqx5
1
PARAMETER_UNKNOWN
USR
pzdyqx6
01101010111101110000000010100010
PARAMETER_UNKNOWN
USR
pzdyqx1
3600
PARAMETER_UNKNOWN
USR
pzdyqx3
12
PARAMETER_UNKNOWN
USR
pzdyqx2
0
PARAMETER_UNKNOWN
USR
pzdyqx4
1
PARAMETER_UNKNOWN
USR
}
# macro_sequence

# end
# entity
pzdyqx_impl
# storage
db|Proyecto.(263).cnf
db|Proyecto.(263).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
8
PARAMETER_SIGNED_DEC
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
USR
pzdyqx5
1
PARAMETER_SIGNED_DEC
USR
pzdyqx6
01101010111101110000000010100010
PARAMETER_UNSIGNED_BIN
USR
pzdyqx1
3600
PARAMETER_SIGNED_DEC
USR
pzdyqx3
12
PARAMETER_SIGNED_DEC
USR
pzdyqx2
0
PARAMETER_SIGNED_DEC
USR
pzdyqx4
1
PARAMETER_SIGNED_DEC
USR
 constraint(pzdyqx6)
0 to 31
PARAMETER_STRING
USR
 constraint(ir_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
1 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
MDCK2395
# storage
db|Proyecto.(264).cnf
db|Proyecto.(264).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
osc_stages
13
PARAMETER_SIGNED_DEC
USR
osc_prescaler
8
PARAMETER_SIGNED_DEC
USR
clk_gen_width
27
PARAMETER_SIGNED_DEC
USR
}
# lmf
|altera|11.1sp2|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
CJQJ5354
# storage
db|Proyecto.(265).cnf
db|Proyecto.(265).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
19
PARAMETER_SIGNED_DEC
USR
modulus
0
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
18 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
CJQJ5354
# storage
db|Proyecto.(266).cnf
db|Proyecto.(266).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
12
PARAMETER_SIGNED_DEC
USR
modulus
3600
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
PZMU7345
# storage
db|Proyecto.(267).cnf
db|Proyecto.(267).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
13
PARAMETER_SIGNED_DEC
USR
 constraint(yjoq9945)
12 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
VELJ8121
# storage
db|Proyecto.(268).cnf
db|Proyecto.(268).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n_bits
72
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(gisa9786)
71 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
sld_hub
# storage
db|Proyecto.(269).cnf
db|Proyecto.(269).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
ff883e3693e9875a90c1a3b2421b1e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0000000000001000011011100000000000011001000100000100011000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|Proyecto.(270).cnf
db|Proyecto.(270).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
ff883e3693e9875a90c1a3b2421b1e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|Proyecto.(271).cnf
db|Proyecto.(271).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
c845566d8a447beac536d5d21c94793
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(272).cnf
db|Proyecto.(272).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
25
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
25
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_8rc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_8rc1
# storage
db|Proyecto.(273).cnf
db|Proyecto.(273).cnf
# case_insensitive
# source_file
db|altsyncram_8rc1.tdf
c1bbf8e42fcf2213978efb30d662ad20
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(274).cnf
db|Proyecto.(274).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
5
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_37i1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_37i1
# storage
db|Proyecto.(275).cnf
db|Proyecto.(275).cnf
# case_insensitive
# source_file
db|altsyncram_37i1.tdf
4bdea340b083b1a02dc54e467bbd7a47
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Proyecto.(276).cnf
db|Proyecto.(276).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
12
PARAMETER_UNKNOWN
USR
NUMWORDS_B
4096
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_rgi1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
}
# macro_sequence

# end
# entity
altsyncram_rgi1
# storage
db|Proyecto.(277).cnf
db|Proyecto.(277).cnf
# case_insensitive
# source_file
db|altsyncram_rgi1.tdf
9f2bd568176172ea4f188dc3571cc4cb
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|Proyecto.(278).cnf
db|Proyecto.(278).cnf
# case_insensitive
# source_file
altshift_taps.tdf
c6945ed83d7de98e83fdd52132af11e4
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
2
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
3
PARAMETER_UNKNOWN
USR
WIDTH
8
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_rvm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps15
-1
3
taps1
-1
3
taps0
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
shift_taps_rvm
# storage
db|Proyecto.(279).cnf
db|Proyecto.(279).cnf
# case_insensitive
# source_file
db|shift_taps_rvm.tdf
1a2e0aa6de03c6a4bdf243445025
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_f461
# storage
db|Proyecto.(280).cnf
db|Proyecto.(280).cnf
# case_insensitive
# source_file
db|altsyncram_f461.tdf
8e7c574bad71c21e1b10eca11eada030
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
add_sub_gvd
# storage
db|Proyecto.(281).cnf
db|Proyecto.(281).cnf
# case_insensitive
# source_file
db|add_sub_gvd.tdf
17c56eccef57c3dc12457e4935165b45
7
# used_port {
result1
-1
3
result0
-1
3
dataa1
-1
3
dataa0
-1
3
datab1
-1
1
datab0
-1
1
}
# macro_sequence

# end
# entity
cntr_kkf
# storage
db|Proyecto.(282).cnf
db|Proyecto.(282).cnf
# case_insensitive
# source_file
db|cntr_kkf.tdf
cfe8c2ec93e159c495ad37f091d093d9
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_6cc
# storage
db|Proyecto.(283).cnf
db|Proyecto.(283).cnf
# case_insensitive
# source_file
db|cmpr_6cc.tdf
2d53137db994c85f2e969359f8bc1d
7
# used_port {
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab1
-1
2
}
# macro_sequence

# end
# entity
cntr_74h
# storage
db|Proyecto.(284).cnf
db|Proyecto.(284).cnf
# case_insensitive
# source_file
db|cntr_74h.tdf
22d5521c5c61523b026b846ea2a2
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|Proyecto.(285).cnf
db|Proyecto.(285).cnf
# case_insensitive
# source_file
altshift_taps.tdf
c6945ed83d7de98e83fdd52132af11e4
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
4
PARAMETER_UNKNOWN
USR
WIDTH
14
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_81n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
shift_taps_81n
# storage
db|Proyecto.(286).cnf
db|Proyecto.(286).cnf
# case_insensitive
# source_file
db|shift_taps_81n.tdf
aa9af7fc407a8acbdd6e2391a29295fd
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_6ta1
# storage
db|Proyecto.(287).cnf
db|Proyecto.(287).cnf
# case_insensitive
# source_file
db|altsyncram_6ta1.tdf
3945d5990c78dce7ae9e43b527fdf
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_ikf
# storage
db|Proyecto.(288).cnf
db|Proyecto.(288).cnf
# case_insensitive
# source_file
db|cntr_ikf.tdf
ee6fb4174684562861ca443f1d6f74a
7
# used_port {
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cntr_94h
# storage
db|Proyecto.(289).cnf
db|Proyecto.(289).cnf
# case_insensitive
# source_file
db|cntr_94h.tdf
40953a45d31f471637b0234598dd54c0
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|Proyecto.(290).cnf
db|Proyecto.(290).cnf
# case_insensitive
# source_file
altshift_taps.tdf
c6945ed83d7de98e83fdd52132af11e4
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
2
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
4
PARAMETER_UNKNOWN
USR
WIDTH
8
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_svm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
shift_taps_svm
# storage
db|Proyecto.(291).cnf
db|Proyecto.(291).cnf
# case_insensitive
# source_file
db|shift_taps_svm.tdf
e665f391dd587f2a6b8464a5b813933b
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ata1
# storage
db|Proyecto.(292).cnf
db|Proyecto.(292).cnf
# case_insensitive
# source_file
db|altsyncram_ata1.tdf
d0678d4266649b846e9d9edf74a3623
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|Proyecto.(293).cnf
db|Proyecto.(293).cnf
# case_insensitive
# source_file
altshift_taps.tdf
c6945ed83d7de98e83fdd52132af11e4
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
25
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_e1n
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
shift_taps_e1n
# storage
db|Proyecto.(294).cnf
db|Proyecto.(294).cnf
# case_insensitive
# source_file
db|shift_taps_e1n.tdf
16c4ffec6af2fe6cd2a5be09bb0abdf
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_mta1
# storage
db|Proyecto.(295).cnf
db|Proyecto.(295).cnf
# case_insensitive
# source_file
db|altsyncram_mta1.tdf
a554fce8abb61814911d143bd06d6a
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_okf
# storage
db|Proyecto.(296).cnf
db|Proyecto.(296).cnf
# case_insensitive
# source_file
db|cntr_okf.tdf
ba25c66776b24c8bb74ed777d6f656e
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_7cc
# storage
db|Proyecto.(297).cnf
db|Proyecto.(297).cnf
# case_insensitive
# source_file
db|cmpr_7cc.tdf
1e5fc86d7ade11b3fa6a18e55fda781
7
# used_port {
datab1
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
cntr_e4h
# storage
db|Proyecto.(298).cnf
db|Proyecto.(298).cnf
# case_insensitive
# source_file
db|cntr_e4h.tdf
7e133d05cf0844f67363e84db45f74
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
clk_en
-1
3
aset
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|Proyecto.(299).cnf
db|Proyecto.(299).cnf
# case_insensitive
# source_file
lpm_add_sub.tdf
949e55aeeca9519b02e7ca837d13e17
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_8ri
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
addcore.inc
e15993f131a5367862d6283fbb5a133
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
add_sub_8ri
# storage
db|Proyecto.(300).cnf
db|Proyecto.(300).cnf
# case_insensitive
# source_file
db|add_sub_8ri.tdf
fa99c747324dd3d4f4385ab346e62
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|Proyecto.(301).cnf
db|Proyecto.(301).cnf
# case_insensitive
# source_file
lpm_mult.tdf
b97221725a35c4861cd9ffb6e76d5b42
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
24
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
24
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
48
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
48
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_p8t
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
datab23
-1
2
dataa23
-1
2
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
mult_p8t
# storage
db|Proyecto.(302).cnf
db|Proyecto.(302).cnf
# case_insensitive
# source_file
db|mult_p8t.tdf
5ca5aaf27821b8415c43aaee651e644
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# complete
