#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 14 15:49:36 2019
# Process ID: 17496
# Current directory: E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper.vdi
# Journal file: E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/MyPYNQ/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 365.758 ; gain = 59.363
Command: link_design -top system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_smc_2/system_axi_smc_2.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_processing_system7_0_2/system_processing_system7_0_2.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.dcp' for cell 'system_i/memory/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/system_mean_0_2.dcp' for cell 'system_i/memory/mean_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_processing_system7_0_2/system_processing_system7_0_2.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_processing_system7_0_2/system_processing_system7_0_2.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_smc_2/bd_0/ip/ip_1/bd_8562_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_smc_2/bd_0/ip/ip_1/bd_8562_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_smc_2/bd_0/ip/ip_1/bd_8562_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_smc_2/bd_0/ip/ip_1/bd_8562_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc] for cell 'system_i/memory/axi_dma_0/U0'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2.xdc] for cell 'system_i/memory/axi_dma_0/U0'
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2_clocks.xdc] for cell 'system_i/memory/axi_dma_0/U0'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_axi_dma_0_2/system_axi_dma_0_2_clocks.xdc] for cell 'system_i/memory/axi_dma_0/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 332 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 325 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 902.215 ; gain = 536.457
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 910.914 ; gain = 8.699

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ad6d564e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1503.473 ; gain = 592.242

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 115 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1be11eac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1503.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: df8d70ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1503.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 75 cells and removed 861 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bff6b631

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1503.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1752 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bff6b631

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.473 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12ad6cc08

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1503.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12ad6cc08

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1503.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1503.473 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12ad6cc08

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1503.473 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.472 | TNS=-3737.262 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 74 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 82 newly gated: 0 Total Ports: 148
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 19dc4fc72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 2014.840 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19dc4fc72

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.840 ; gain = 511.367

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18372979e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.840 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 18372979e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:24 . Memory (MB): peak = 2014.840 ; gain = 1112.625
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.840 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d68659bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a684a74b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11d3c7051

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11d3c7051

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11d3c7051

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bf7fab7c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/aclken. Replicated 13 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_0_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_0_i_2_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_2_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_2_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_2_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_2_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_25_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_25 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_34_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_34 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_15_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_13_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_16_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_14_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_27_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_27 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_26_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_26 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_30_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_30 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_18_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_20_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_11_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_32_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_32 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_7_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_31_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_31 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_9_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_33_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_33 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_9_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_9 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_28_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_28 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_6_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_35_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_35 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_2_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_4_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_22_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_22 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_10_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_10 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_10_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_9_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_9 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_24_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_24 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_29_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_29 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_17_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_12_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_1_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_23_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_23 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_21_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_21 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_3_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_6_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_24_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_24 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_8_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_11_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_11 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_23_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_23 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_13_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_13 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_25_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_25 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_29_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_29 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_32_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_32 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_5_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_31_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_31 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_13_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_13 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_31_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_31 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_5_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_28_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_28 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_5_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_5 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_10_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_10 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_12_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_12 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_11_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_11 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_30_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_30 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_2_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_23_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_23 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_0_i_3_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_4_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_8_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_8 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_26_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_26 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_26_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_26 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_17_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_17 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_33_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_33 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_30_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_30 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_3_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_16_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_16 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_27_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_27 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_22_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_22 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_18_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_18 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_22_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_22 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_7_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_7 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_28_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_28 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_5_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_5_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_5 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_15_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_15 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_3_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_3 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_6_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_16_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_16 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_7_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_7 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_21_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_21 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_32_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_32 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_2_i_1_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_24_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_6_i_24 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_6_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_6 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_20_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_20 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_12_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_12 could not be replicated
INFO: [Physopt 32-117] Net system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_19_n_3 could not be optimized because driver system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_3_i_19 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2014.840 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           13  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           13  |              0  |                     1  |           0  |           3  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11a7c8673

Time (s): cpu = 00:02:30 ; elapsed = 00:01:43 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bddc8a41

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bddc8a41

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160a66311

Time (s): cpu = 00:02:48 ; elapsed = 00:01:55 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ef93187b

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1810a0e5b

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1810a0e5b

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ab7b08ab

Time (s): cpu = 00:03:05 ; elapsed = 00:02:12 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: b636468d

Time (s): cpu = 00:03:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19c96ae06

Time (s): cpu = 00:03:31 ; elapsed = 00:02:39 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19c96ae06

Time (s): cpu = 00:03:31 ; elapsed = 00:02:40 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1537b8534

Time (s): cpu = 00:04:11 ; elapsed = 00:03:12 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1537b8534

Time (s): cpu = 00:04:11 ; elapsed = 00:03:12 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10c6721f8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/memory/mean_0/inst/mean_fdiv_32ns_32cud_U5/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10c6721f8

Time (s): cpu = 00:04:30 ; elapsed = 00:03:25 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.015. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e77cfdf4

Time (s): cpu = 00:05:59 ; elapsed = 00:05:00 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e77cfdf4

Time (s): cpu = 00:06:00 ; elapsed = 00:05:00 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e77cfdf4

Time (s): cpu = 00:06:00 ; elapsed = 00:05:01 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e77cfdf4

Time (s): cpu = 00:06:01 ; elapsed = 00:05:01 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fa13774e

Time (s): cpu = 00:06:01 ; elapsed = 00:05:01 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fa13774e

Time (s): cpu = 00:06:01 ; elapsed = 00:05:02 . Memory (MB): peak = 2014.840 ; gain = 0.000
Ending Placer Task | Checksum: 13ae20104

Time (s): cpu = 00:06:01 ; elapsed = 00:05:02 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:10 ; elapsed = 00:05:08 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.795 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 2014.840 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d4cec791 ConstDB: 0 ShapeSum: 66133973 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c664ad23

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2014.840 ; gain = 0.000
Post Restoration Checksum: NetGraph: b3cc1414 NumContArr: 1298990f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c664ad23

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c664ad23

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c664ad23

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2014.840 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19046b839

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.852 | TNS=-5579.260| WHS=-0.358 | THS=-882.949|

Phase 2 Router Initialization | Checksum: 1f5d9c6a1

Time (s): cpu = 00:01:34 ; elapsed = 00:01:06 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 212da1dd3

Time (s): cpu = 00:06:20 ; elapsed = 00:03:36 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8382
 Number of Nodes with overlaps = 2772
 Number of Nodes with overlaps = 1015
 Number of Nodes with overlaps = 528
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.548 | TNS=-12419.456| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ef5d3f84

Time (s): cpu = 00:23:10 ; elapsed = 00:15:33 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.154 | TNS=-12264.394| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e243a089

Time (s): cpu = 00:25:47 ; elapsed = 00:17:52 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.061 | TNS=-12409.562| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a5c9486e

Time (s): cpu = 00:31:11 ; elapsed = 00:22:29 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
Phase 4.4 Global Iteration 3 | Checksum: 2abd6c4a

Time (s): cpu = 00:33:44 ; elapsed = 00:24:29 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2abd6c4a

Time (s): cpu = 00:33:44 ; elapsed = 00:24:29 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: acf400e7

Time (s): cpu = 00:33:48 ; elapsed = 00:24:31 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.061 | TNS=-11663.216| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 791a9ea1

Time (s): cpu = 00:34:20 ; elapsed = 00:24:48 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 791a9ea1

Time (s): cpu = 00:34:20 ; elapsed = 00:24:48 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 791a9ea1

Time (s): cpu = 00:34:20 ; elapsed = 00:24:48 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b179f579

Time (s): cpu = 00:34:26 ; elapsed = 00:24:52 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.061 | TNS=-11654.924| WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1296312cf

Time (s): cpu = 00:34:26 ; elapsed = 00:24:52 . Memory (MB): peak = 2014.840 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1296312cf

Time (s): cpu = 00:34:27 ; elapsed = 00:24:52 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.3909 %
  Global Horizontal Routing Utilization  = 14.9506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y27 -> INT_R_X31Y27
   INT_R_X29Y24 -> INT_R_X29Y24
South Dir 2x2 Area, Max Cong = 85.8108%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y28 -> INT_R_X33Y29
East Dir 2x2 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y30 -> INT_R_X33Y31
   INT_L_X32Y26 -> INT_R_X33Y27
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y36 -> INT_R_X27Y36
   INT_R_X33Y34 -> INT_R_X33Y34
   INT_R_X29Y32 -> INT_R_X29Y32
   INT_L_X28Y31 -> INT_L_X28Y31
   INT_R_X33Y31 -> INT_R_X33Y31

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 6dc4e565

Time (s): cpu = 00:34:28 ; elapsed = 00:24:53 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6dc4e565

Time (s): cpu = 00:34:28 ; elapsed = 00:24:53 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f9120823

Time (s): cpu = 00:34:32 ; elapsed = 00:24:59 . Memory (MB): peak = 2014.840 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.061 | TNS=-11654.924| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f9120823

Time (s): cpu = 00:34:33 ; elapsed = 00:24:59 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:33 ; elapsed = 00:24:59 . Memory (MB): peak = 2014.840 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:46 ; elapsed = 00:25:06 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2014.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/MyPYNQ/PL_CONV/PL_CONV.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2092.457 ; gain = 77.617
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
206 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2169.094 ; gain = 76.637
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/memory/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/memory/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings, 18 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 2666.629 ; gain = 477.578
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 16:25:01 2019...
