Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/projekty_ucisw/projekt_ucisw_v1/projekt_ucisw_v1/test_timer_isim_beh.exe -prj /home/ise/projekty_ucisw/projekt_ucisw_v1/projekt_ucisw_v1/test_timer_beh.prj work.test_timer 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/projekty_ucisw/projekt_ucisw_v1/projekt_ucisw_v1/timer.vhd" into library work
Parsing VHDL file "/home/ise/projekty_ucisw/projekt_ucisw_v1/projekt_ucisw_v1/test_timer.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96840 KB
Fuse CPU Usage: 2090 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity timer [\timer(10)\]
Compiling architecture sim of entity test_timer
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/projekty_ucisw/projekt_ucisw_v1/projekt_ucisw_v1/test_timer_isim_beh.exe
Fuse Memory Usage: 111600 KB
Fuse CPU Usage: 2390 ms
GCC CPU Usage: 390 ms
