/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_MPC8540_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_MPC8540_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_mpc8540_ACK_HISTORY_QUEUE_FULL_VT_DEF "S[hpc.mpc8540_ACK_HISTORY_QUEUE_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ACK history queue full\"]]"
#define hpc_mpc8540_ACK_HISTORY_QUEUE_FULL_VT_REF "t[hpc.mpc8540_ACK_HISTORY_QUEUE_FULL]"

#define hpc_mpc8540_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_DEF "S[hpc.mpc8540_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Atomic reservation time-outs for ECM port\"]]"
#define hpc_mpc8540_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_REF "t[hpc.mpc8540_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT]"

#define hpc_mpc8540_BANK_1_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_1_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 1 hits\"]]"
#define hpc_mpc8540_BANK_1_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_1_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_2_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_2_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 2 hits\"]]"
#define hpc_mpc8540_BANK_2_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_2_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_3_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_3_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 3 hits\"]]"
#define hpc_mpc8540_BANK_3_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_3_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_4_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_4_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 4 hits\"]]"
#define hpc_mpc8540_BANK_4_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_4_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_5_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_5_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 5 hits\"]]"
#define hpc_mpc8540_BANK_5_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_5_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_6_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_6_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 6 hits\"]]"
#define hpc_mpc8540_BANK_6_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_6_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_7_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_7_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 7 hits\"]]"
#define hpc_mpc8540_BANK_7_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_7_HITS_CHIP_SELECT]"

#define hpc_mpc8540_BANK_8_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8540_BANK_8_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 8 hits\"]]"
#define hpc_mpc8540_BANK_8_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8540_BANK_8_HITS_CHIP_SELECT]"

#define hpc_mpc8540_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_0_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 descriptor request\"]]"
#define hpc_mpc8540_CHANNEL_0_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_0_DESCRIPTOR_REQUEST]"

#define hpc_mpc8540_CHANNEL_0_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_0_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_0_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_0_READ_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8540_CHANNEL_0_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8540_CHANNEL_0_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8540_CHANNEL_0_READ_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_0_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD request\"]]"
#define hpc_mpc8540_CHANNEL_0_READ_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_0_READ_REQUEST]"

#define hpc_mpc8540_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_0_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR DW or less\"]]"
#define hpc_mpc8540_CHANNEL_0_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_0_WRITE_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_0_WRITE_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_0_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR request\"]]"
#define hpc_mpc8540_CHANNEL_0_WRITE_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_0_WRITE_REQUEST]"

#define hpc_mpc8540_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_1_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 descriptor request\"]]"
#define hpc_mpc8540_CHANNEL_1_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_1_DESCRIPTOR_REQUEST]"

#define hpc_mpc8540_CHANNEL_1_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_1_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_1_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_1_READ_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8540_CHANNEL_1_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8540_CHANNEL_1_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8540_CHANNEL_1_READ_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_1_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD request\"]]"
#define hpc_mpc8540_CHANNEL_1_READ_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_1_READ_REQUEST]"

#define hpc_mpc8540_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_1_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR DW or less\"]]"
#define hpc_mpc8540_CHANNEL_1_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_1_WRITE_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_1_WRITE_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_1_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR request\"]]"
#define hpc_mpc8540_CHANNEL_1_WRITE_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_1_WRITE_REQUEST]"

#define hpc_mpc8540_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_2_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 descriptor request\"]]"
#define hpc_mpc8540_CHANNEL_2_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_2_DESCRIPTOR_REQUEST]"

#define hpc_mpc8540_CHANNEL_2_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_2_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_2_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_2_READ_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8540_CHANNEL_2_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8540_CHANNEL_2_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8540_CHANNEL_2_READ_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_2_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD request\"]]"
#define hpc_mpc8540_CHANNEL_2_READ_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_2_READ_REQUEST]"

#define hpc_mpc8540_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_2_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR DW or less\"]]"
#define hpc_mpc8540_CHANNEL_2_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_2_WRITE_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_2_WRITE_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_2_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR request\"]]"
#define hpc_mpc8540_CHANNEL_2_WRITE_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_2_WRITE_REQUEST]"

#define hpc_mpc8540_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_3_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 descriptor request\"]]"
#define hpc_mpc8540_CHANNEL_3_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_3_DESCRIPTOR_REQUEST]"

#define hpc_mpc8540_CHANNEL_3_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_3_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_3_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_3_READ_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8540_CHANNEL_3_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less\"]]"
#define hpc_mpc8540_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8540_CHANNEL_3_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8540_CHANNEL_3_READ_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_3_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD request\"]]"
#define hpc_mpc8540_CHANNEL_3_READ_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_3_READ_REQUEST]"

#define hpc_mpc8540_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8540_CHANNEL_3_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR DW or less\"]]"
#define hpc_mpc8540_CHANNEL_3_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8540_CHANNEL_3_WRITE_DW_OR_LESS]"

#define hpc_mpc8540_CHANNEL_3_WRITE_REQUEST_VT_DEF "S[hpc.mpc8540_CHANNEL_3_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR request\"]]"
#define hpc_mpc8540_CHANNEL_3_WRITE_REQUEST_VT_REF "t[hpc.mpc8540_CHANNEL_3_WRITE_REQUEST]"

#define hpc_mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_DEF "S[hpc.mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 D-C-Hit\"]]"
#define hpc_mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_REF "t[hpc.mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_HIT]"

#define hpc_mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_DEF "S[hpc.mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 D-C-Miss\"]]"
#define hpc_mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_REF "t[hpc.mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_MISS]"

#define hpc_mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_DEF "S[hpc.mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 I-C-Hit\"]]"
#define hpc_mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_REF "t[hpc.mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT]"

#define hpc_mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_DEF "S[hpc.mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 I-C-Miss\"]]"
#define hpc_mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_REF "t[hpc.mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS]"

#define hpc_mpc8540_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED_VT_DEF "S[hpc.mpc8540_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs atomic reservation for ECM port is enabled\"]]"
#define hpc_mpc8540_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED_VT_REF "t[hpc.mpc8540_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED]"

#define hpc_mpc8540_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DDR_SDRAM_VT_DEF "S[hpc.mpc8540_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DDR_SDRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a read is returning data from DDR SDRAM\"]]"
#define hpc_mpc8540_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DDR_SDRAM_VT_REF "t[hpc.mpc8540_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DDR_SDRAM]"

#define hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_DEF "S[hpc.mpc8540_CYCLES_A_READ_IS_TAKING_IN_GPCM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a RD is taking in GPCM\"]]"
#define hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_REF "t[hpc.mpc8540_CYCLES_A_READ_IS_TAKING_IN_GPCM]"

#define hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_SDRAM_VT_DEF "S[hpc.mpc8540_CYCLES_A_READ_IS_TAKING_IN_SDRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a RD is taking in SDRAM\"]]"
#define hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_SDRAM_VT_REF "t[hpc.mpc8540_CYCLES_A_READ_IS_TAKING_IN_SDRAM]"

#define hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_DEF "S[hpc.mpc8540_CYCLES_A_READ_IS_TAKING_IN_UPM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a RD is taking in UPM\"]]"
#define hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_REF "t[hpc.mpc8540_CYCLES_A_READ_IS_TAKING_IN_UPM]"

#define hpc_mpc8540_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DDR_SDRAM_VT_DEF "S[hpc.mpc8540_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DDR_SDRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a read or write transfers data from (or to) DDR SDRAM\"]]"
#define hpc_mpc8540_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DDR_SDRAM_VT_REF "t[hpc.mpc8540_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DDR_SDRAM]"

#define hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_DEF "S[hpc.mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_GPCM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a WR is taking in GPCM\"]]"
#define hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_REF "t[hpc.mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_GPCM]"

#define hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM_VT_DEF "S[hpc.mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a WR is taking in SDRAM\"]]"
#define hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM_VT_REF "t[hpc.mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM]"

#define hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_DEF "S[hpc.mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_UPM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a WR is taking in UPM\"]]"
#define hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_REF "t[hpc.mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_UPM]"

#define hpc_mpc8540_ECM_CANCEL_VT_DEF "S[hpc.mpc8540_ECM_CANCEL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM cancel\"]]"
#define hpc_mpc8540_ECM_CANCEL_VT_REF "t[hpc.mpc8540_ECM_CANCEL]"

#define hpc_mpc8540_ECM_DATA_BUS_GRANT_DDR_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_GRANT_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant DDR\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_GRANT_DDR_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_GRANT_DDR]"

#define hpc_mpc8540_ECM_DATA_BUS_GRANT_LBC_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_GRANT_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant LBC\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_GRANT_LBC_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_GRANT_LBC]"

#define hpc_mpc8540_ECM_DATA_BUS_GRANT_PIC_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_GRANT_PIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant PIC\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_GRANT_PIC_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_GRANT_PIC]"

#define hpc_mpc8540_ECM_DATA_BUS_GRANT_TSEC1_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_GRANT_TSEC1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant TSEC1\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_GRANT_TSEC1_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_GRANT_TSEC1]"

#define hpc_mpc8540_ECM_DATA_BUS_GRANT_TSEC2_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_GRANT_TSEC2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant TSEC2\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_GRANT_TSEC2_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_GRANT_TSEC2]"

#define hpc_mpc8540_ECM_DATA_BUS_WAIT_DDR_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_WAIT_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus wait DDR\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_WAIT_DDR_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_WAIT_DDR]"

#define hpc_mpc8540_ECM_DATA_BUS_WAIT_LBC_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_WAIT_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus wait LBC\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_WAIT_LBC_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_WAIT_LBC]"

#define hpc_mpc8540_ECM_DATA_BUS_WAIT_PIC_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_WAIT_PIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus wait PIC\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_WAIT_PIC_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_WAIT_PIC]"

#define hpc_mpc8540_ECM_DATA_BUS_WAIT_TSEC1_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_WAIT_TSEC1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus wait TSEC1\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_WAIT_TSEC1_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_WAIT_TSEC1]"

#define hpc_mpc8540_ECM_DATA_BUS_WAIT_TSEC2_VT_DEF "S[hpc.mpc8540_ECM_DATA_BUS_WAIT_TSEC2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus wait TSEC2\"]]"
#define hpc_mpc8540_ECM_DATA_BUS_WAIT_TSEC2_VT_REF "t[hpc.mpc8540_ECM_DATA_BUS_WAIT_TSEC2]"

#define hpc_mpc8540_ECM_DISPATCH_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch\"]]"
#define hpc_mpc8540_ECM_DISPATCH_VT_REF "t[hpc.mpc8540_ECM_DISPATCH]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_CORE_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from core\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_CORE_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_CORE]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_DMA_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from DMA\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_DMA_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_DMA]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_OTHER_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_OTHER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from other\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_OTHER_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_OTHER]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_PCI_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_PCI,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PCI\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_PCI_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_PCI]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_RAPIDIO_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_RAPIDIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from RapidIO\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_RAPIDIO_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_RAPIDIO]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_TSEC1_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_TSEC1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from TSEC1\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_TSEC1_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_TSEC1]"

#define hpc_mpc8540_ECM_DISPATCH_FROM_TSEC2_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_FROM_TSEC2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from TSEC2\"]]"
#define hpc_mpc8540_ECM_DISPATCH_FROM_TSEC2_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_FROM_TSEC2]"

#define hpc_mpc8540_ECM_DISPATCH_READ_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read\"]]"
#define hpc_mpc8540_ECM_DISPATCH_READ_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_READ]"

#define hpc_mpc8540_ECM_DISPATCH_READ_CLEAR_ATOMIC_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_READ_CLEAR_ATOMIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read clear atomic\"]]"
#define hpc_mpc8540_ECM_DISPATCH_READ_CLEAR_ATOMIC_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_READ_CLEAR_ATOMIC]"

#define hpc_mpc8540_ECM_DISPATCH_READ_DECREMENT_ATOMIC_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_READ_DECREMENT_ATOMIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read decrement atomic\"]]"
#define hpc_mpc8540_ECM_DISPATCH_READ_DECREMENT_ATOMIC_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_READ_DECREMENT_ATOMIC]"

#define hpc_mpc8540_ECM_DISPATCH_READ_INCREMENT_ATOMIC_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_READ_INCREMENT_ATOMIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read increment atomic\"]]"
#define hpc_mpc8540_ECM_DISPATCH_READ_INCREMENT_ATOMIC_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_READ_INCREMENT_ATOMIC]"

#define hpc_mpc8540_ECM_DISPATCH_READ_SET_ATOMIC_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_READ_SET_ATOMIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read set atomic\"]]"
#define hpc_mpc8540_ECM_DISPATCH_READ_SET_ATOMIC_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_READ_SET_ATOMIC]"

#define hpc_mpc8540_ECM_DISPATCH_READ_UNLOCK_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_READ_UNLOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read unlock\"]]"
#define hpc_mpc8540_ECM_DISPATCH_READ_UNLOCK_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_READ_UNLOCK]"

#define hpc_mpc8540_ECM_DISPATCH_SNOOPABLE_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_SNOOPABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch snoopable\"]]"
#define hpc_mpc8540_ECM_DISPATCH_SNOOPABLE_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_SNOOPABLE]"

#define hpc_mpc8540_ECM_DISPATCH_TO_DDR_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_TO_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to DDR\"]]"
#define hpc_mpc8540_ECM_DISPATCH_TO_DDR_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_TO_DDR]"

#define hpc_mpc8540_ECM_DISPATCH_TO_L2_SRAM_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_TO_L2_SRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to L2/SRAM\"]]"
#define hpc_mpc8540_ECM_DISPATCH_TO_L2_SRAM_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_TO_L2_SRAM]"

#define hpc_mpc8540_ECM_DISPATCH_TO_LBC_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_TO_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to LBC\"]]"
#define hpc_mpc8540_ECM_DISPATCH_TO_LBC_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_TO_LBC]"

#define hpc_mpc8540_ECM_DISPATCH_TO_PCI_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_TO_PCI,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PCI\"]]"
#define hpc_mpc8540_ECM_DISPATCH_TO_PCI_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_TO_PCI]"

#define hpc_mpc8540_ECM_DISPATCH_TO_RAPIDIO_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_TO_RAPIDIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to RapidIO\"]]"
#define hpc_mpc8540_ECM_DISPATCH_TO_RAPIDIO_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_TO_RAPIDIO]"

#define hpc_mpc8540_ECM_DISPATCH_WRITE_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write\"]]"
#define hpc_mpc8540_ECM_DISPATCH_WRITE_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_WRITE]"

#define hpc_mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_WRITE_ALLOCATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write allocate\"]]"
#define hpc_mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_WRITE_ALLOCATE]"

#define hpc_mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_LOCK_VT_DEF "S[hpc.mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_LOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write allocate lock\"]]"
#define hpc_mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_LOCK_VT_REF "t[hpc.mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_LOCK]"

#define hpc_mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_VT_DEF "S[hpc.mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM e500 direct read bus beat\"]]"
#define hpc_mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_VT_REF "t[hpc.mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT]"

#define hpc_mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED_VT_DEF "S[hpc.mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM e500 direct read bus beat forwarded\"]]"
#define hpc_mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED_VT_REF "t[hpc.mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED]"

#define hpc_mpc8540_ECM_GLOBAL_DATA_BUS_BEAT_VT_DEF "S[hpc.mpc8540_ECM_GLOBAL_DATA_BUS_BEAT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM global data bus beat\"]]"
#define hpc_mpc8540_ECM_GLOBAL_DATA_BUS_BEAT_VT_REF "t[hpc.mpc8540_ECM_GLOBAL_DATA_BUS_BEAT]"

#define hpc_mpc8540_ECM_REQUEST_WAIT_CORE_VT_DEF "S[hpc.mpc8540_ECM_REQUEST_WAIT_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait core\"]]"
#define hpc_mpc8540_ECM_REQUEST_WAIT_CORE_VT_REF "t[hpc.mpc8540_ECM_REQUEST_WAIT_CORE]"

#define hpc_mpc8540_ECM_REQUEST_WAIT_PCI_RAPIDIO_DMA_VT_DEF "S[hpc.mpc8540_ECM_REQUEST_WAIT_PCI_RAPIDIO_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait PCI/RapidIO/DMA\"]]"
#define hpc_mpc8540_ECM_REQUEST_WAIT_PCI_RAPIDIO_DMA_VT_REF "t[hpc.mpc8540_ECM_REQUEST_WAIT_PCI_RAPIDIO_DMA]"

#define hpc_mpc8540_ECM_REQUEST_WAIT_TSEC1_VT_DEF "S[hpc.mpc8540_ECM_REQUEST_WAIT_TSEC1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait TSEC1\"]]"
#define hpc_mpc8540_ECM_REQUEST_WAIT_TSEC1_VT_REF "t[hpc.mpc8540_ECM_REQUEST_WAIT_TSEC1]"

#define hpc_mpc8540_ECM_REQUEST_WAIT_TSEC2_VT_DEF "S[hpc.mpc8540_ECM_REQUEST_WAIT_TSEC2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait TSEC2\"]]"
#define hpc_mpc8540_ECM_REQUEST_WAIT_TSEC2_VT_REF "t[hpc.mpc8540_ECM_REQUEST_WAIT_TSEC2]"

#define hpc_mpc8540_EXTERNAL_EVENT_VT_DEF "S[hpc.mpc8540_EXTERNAL_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"External event\"]]"
#define hpc_mpc8540_EXTERNAL_EVENT_VT_REF "t[hpc.mpc8540_EXTERNAL_EVENT]"

#define hpc_mpc8540_FLUSHED_PACKETS_DUE_TO_PRIOR_RETRIES_OR_ERROR_RECOVERY_ON_RAPIDIO_TRANSMIT_VT_DEF "S[hpc.mpc8540_FLUSHED_PACKETS_DUE_TO_PRIOR_RETRIES_OR_ERROR_RECOVERY_ON_RAPIDIO_TRANSMIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Flushed packets due to prior retries or error recovery on RapidIO Tx\"]]"
#define hpc_mpc8540_FLUSHED_PACKETS_DUE_TO_PRIOR_RETRIES_OR_ERROR_RECOVERY_ON_RAPIDIO_TRANSMIT_VT_REF "t[hpc.mpc8540_FLUSHED_PACKETS_DUE_TO_PRIOR_RETRIES_OR_ERROR_RECOVERY_ON_RAPIDIO_TRANSMIT]"

#define hpc_mpc8540_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_DEF "S[hpc.mpc8540_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Forced page closings due to collision with bank and sub-bank\"]]"
#define hpc_mpc8540_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_REF "t[hpc.mpc8540_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK]"

#define hpc_mpc8540_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_DEF "S[hpc.mpc8540_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Forced page closings not caused by a refresh\"]]"
#define hpc_mpc8540_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_REF "t[hpc.mpc8540_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH]"

#define hpc_mpc8540_FORCE_PAGE_CLOSINGS_VT_DEF "S[hpc.mpc8540_FORCE_PAGE_CLOSINGS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Force page closings\"]]"
#define hpc_mpc8540_FORCE_PAGE_CLOSINGS_VT_REF "t[hpc.mpc8540_FORCE_PAGE_CLOSINGS]"

#define hpc_mpc8540_INBOUND_DOORBELL_PACKET_PROTOCOL_LEVEL_RETRY_VT_DEF "S[hpc.mpc8540_INBOUND_DOORBELL_PACKET_PROTOCOL_LEVEL_RETRY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound doorbell packet protocol level retry\"]]"
#define hpc_mpc8540_INBOUND_DOORBELL_PACKET_PROTOCOL_LEVEL_RETRY_VT_REF "t[hpc.mpc8540_INBOUND_DOORBELL_PACKET_PROTOCOL_LEVEL_RETRY]"

#define hpc_mpc8540_INBOUND_MESSAGE_PACKET_PROTOCOL_LEVEL_RETRY_VT_DEF "S[hpc.mpc8540_INBOUND_MESSAGE_PACKET_PROTOCOL_LEVEL_RETRY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound message packet protocol level retry\"]]"
#define hpc_mpc8540_INBOUND_MESSAGE_PACKET_PROTOCOL_LEVEL_RETRY_VT_REF "t[hpc.mpc8540_INBOUND_MESSAGE_PACKET_PROTOCOL_LEVEL_RETRY]"

#define hpc_mpc8540_L2_ALLOCATES_FROM_ANY_SOURCE_VT_DEF "S[hpc.mpc8540_L2_ALLOCATES_FROM_ANY_SOURCE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 allocates, from any source\"]]"
#define hpc_mpc8540_L2_ALLOCATES_FROM_ANY_SOURCE_VT_REF "t[hpc.mpc8540_L2_ALLOCATES_FROM_ANY_SOURCE]"

#define hpc_mpc8540_L2_CLEARING_OF_LOCKS_VT_DEF "S[hpc.mpc8540_L2_CLEARING_OF_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 clearing of locks\"]]"
#define hpc_mpc8540_L2_CLEARING_OF_LOCKS_VT_REF "t[hpc.mpc8540_L2_CLEARING_OF_LOCKS]"

#define hpc_mpc8540_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_DEF "S[hpc.mpc8540_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 failed lock attempts due to full set\"]]"
#define hpc_mpc8540_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_REF "t[hpc.mpc8540_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET]"

#define hpc_mpc8540_L2_INVALIDATIONS_OF_LINES_VT_DEF "S[hpc.mpc8540_L2_INVALIDATIONS_OF_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 invalidations of lines\"]]"
#define hpc_mpc8540_L2_INVALIDATIONS_OF_LINES_VT_REF "t[hpc.mpc8540_L2_INVALIDATIONS_OF_LINES]"

#define hpc_mpc8540_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_DEF "S[hpc.mpc8540_L2_RETRIES_DUE_TO_ADDRESS_COLLISION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 retries due to address collision\"]]"
#define hpc_mpc8540_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_REF "t[hpc.mpc8540_L2_RETRIES_DUE_TO_ADDRESS_COLLISION]"

#define hpc_mpc8540_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_DEF "S[hpc.mpc8540_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 retries due to full write queue\"]]"
#define hpc_mpc8540_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_REF "t[hpc.mpc8540_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE]"

#define hpc_mpc8540_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_DEF "S[hpc.mpc8540_L2_VICTIMIZATIONS_OF_VALID_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 victimizations of valid lines\"]]"
#define hpc_mpc8540_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_REF "t[hpc.mpc8540_L2_VICTIMIZATIONS_OF_VALID_LINES]"

#define hpc_mpc8540_MEM_TQ_READ_WRITE_ADDRESS_COLLISION_VT_DEF "S[hpc.mpc8540_MEM_TQ_READ_WRITE_ADDRESS_COLLISION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM TQ RD/WR address collision\"]]"
#define hpc_mpc8540_MEM_TQ_READ_WRITE_ADDRESS_COLLISION_VT_REF "t[hpc.mpc8540_MEM_TQ_READ_WRITE_ADDRESS_COLLISION]"

#define hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_0_OCCUPIED_VT_DEF "S[hpc.mpc8540_MISALIGNED_ENGINE_PRIORITY_0_OCCUPIED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Misaligned engine priority 0 occupied\"]]"
#define hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_0_OCCUPIED_VT_REF "t[hpc.mpc8540_MISALIGNED_ENGINE_PRIORITY_0_OCCUPIED]"

#define hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_1_OCCUPIED_VT_DEF "S[hpc.mpc8540_MISALIGNED_ENGINE_PRIORITY_1_OCCUPIED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Misaligned engine priority 1 occupied\"]]"
#define hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_1_OCCUPIED_VT_REF "t[hpc.mpc8540_MISALIGNED_ENGINE_PRIORITY_1_OCCUPIED]"

#define hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_2_OCCUPIED_VT_DEF "S[hpc.mpc8540_MISALIGNED_ENGINE_PRIORITY_2_OCCUPIED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Misaligned engine priority 2 occupied\"]]"
#define hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_2_OCCUPIED_VT_REF "t[hpc.mpc8540_MISALIGNED_ENGINE_PRIORITY_2_OCCUPIED]"

#define hpc_mpc8540_MISALIGNED_TRANSACTIONS_ON_RAPIDIO_VT_DEF "S[hpc.mpc8540_MISALIGNED_TRANSACTIONS_ON_RAPIDIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Misaligned transactions on RapidIO\"]]"
#define hpc_mpc8540_MISALIGNED_TRANSACTIONS_ON_RAPIDIO_VT_REF "t[hpc.mpc8540_MISALIGNED_TRANSACTIONS_ON_RAPIDIO]"

#define hpc_mpc8540_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_DEF "S[hpc.mpc8540_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core burst write to L2 (cache external write or SRAM)\"]]"
#define hpc_mpc8540_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_REF "t[hpc.mpc8540_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM]"

#define hpc_mpc8540_NON_CORE_NON_BURST_WRITE_TO_L2_VT_DEF "S[hpc.mpc8540_NON_CORE_NON_BURST_WRITE_TO_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core non-burst write to L2\"]]"
#define hpc_mpc8540_NON_CORE_NON_BURST_WRITE_TO_L2_VT_REF "t[hpc.mpc8540_NON_CORE_NON_BURST_WRITE_TO_L2]"

#define hpc_mpc8540_NON_CORE_READ_HIT_IN_L2_VT_DEF "S[hpc.mpc8540_NON_CORE_READ_HIT_IN_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core RD hit in L2\"]]"
#define hpc_mpc8540_NON_CORE_READ_HIT_IN_L2_VT_REF "t[hpc.mpc8540_NON_CORE_READ_HIT_IN_L2]"

#define hpc_mpc8540_NON_CORE_READ_MISS_IN_L2_VT_DEF "S[hpc.mpc8540_NON_CORE_READ_MISS_IN_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core RD miss in L2\"]]"
#define hpc_mpc8540_NON_CORE_READ_MISS_IN_L2_VT_REF "t[hpc.mpc8540_NON_CORE_READ_MISS_IN_L2]"

#define hpc_mpc8540_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_DEF "S[hpc.mpc8540_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Noncore write misses cache external write window and SRAM memory range\"]]"
#define hpc_mpc8540_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_REF "t[hpc.mpc8540_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE]"

#define hpc_mpc8540_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read hits in the row open table\"]]"
#define hpc_mpc8540_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read misses in the row open table\"]]"
#define hpc_mpc8540_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read or write hits in the row open table\"]]"
#define hpc_mpc8540_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read or write misses in the row open table\"]]"
#define hpc_mpc8540_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_OUTBOUND_RAPIDIO_ERROR_STOPPED_EVENT_VT_DEF "S[hpc.mpc8540_OUTBOUND_RAPIDIO_ERROR_STOPPED_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound RapidIO error-stopped event\"]]"
#define hpc_mpc8540_OUTBOUND_RAPIDIO_ERROR_STOPPED_EVENT_VT_REF "t[hpc.mpc8540_OUTBOUND_RAPIDIO_ERROR_STOPPED_EVENT]"

#define hpc_mpc8540_OUTBOUND_RAPIDIO_STOPPED_FOR_TRAINING_EVENT_VT_DEF "S[hpc.mpc8540_OUTBOUND_RAPIDIO_STOPPED_FOR_TRAINING_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound RapidIO stopped for training event\"]]"
#define hpc_mpc8540_OUTBOUND_RAPIDIO_STOPPED_FOR_TRAINING_EVENT_VT_REF "t[hpc.mpc8540_OUTBOUND_RAPIDIO_STOPPED_FOR_TRAINING_EVENT]"

#define hpc_mpc8540_PCI_CYCLES_PCI_FRAME_IS_ASSERTED_VT_DEF "S[hpc.mpc8540_PCI_CYCLES_PCI_FRAME_IS_ASSERTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI CYCs PCI_FRAME is asserted\"]]"
#define hpc_mpc8540_PCI_CYCLES_PCI_FRAME_IS_ASSERTED_VT_REF "t[hpc.mpc8540_PCI_CYCLES_PCI_FRAME_IS_ASSERTED]"

#define hpc_mpc8540_PCI_CYCLES_PCI_IRDY_IS_ASSERTED_VT_DEF "S[hpc.mpc8540_PCI_CYCLES_PCI_IRDY_IS_ASSERTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI CYCs /PCI_IRDY is asserted\"]]"
#define hpc_mpc8540_PCI_CYCLES_PCI_IRDY_IS_ASSERTED_VT_REF "t[hpc.mpc8540_PCI_CYCLES_PCI_IRDY_IS_ASSERTED]"

#define hpc_mpc8540_PCI_CYCLES_PCI_TRDY_IS_ASSERTED_VT_DEF "S[hpc.mpc8540_PCI_CYCLES_PCI_TRDY_IS_ASSERTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI CYCs PCI_TRDY is asserted\"]]"
#define hpc_mpc8540_PCI_CYCLES_PCI_TRDY_IS_ASSERTED_VT_REF "t[hpc.mpc8540_PCI_CYCLES_PCI_TRDY_IS_ASSERTED]"

#define hpc_mpc8540_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ_VT_DEF "S[hpc.mpc8540_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound MEM readline PCI-X inbound memory alias RD\"]]"
#define hpc_mpc8540_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ_VT_REF "t[hpc.mpc8540_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ]"

#define hpc_mpc8540_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ_VT_DEF "S[hpc.mpc8540_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound MEM RD multiple PCI-X inbound MEM BLK RD\"]]"
#define hpc_mpc8540_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ_VT_REF "t[hpc.mpc8540_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ]"

#define hpc_mpc8540_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ_VT_DEF "S[hpc.mpc8540_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound MEM RD PCI-X inbound MEM 32-bit RD\"]]"
#define hpc_mpc8540_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ_VT_REF "t[hpc.mpc8540_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ]"

#define hpc_mpc8540_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED_VT_DEF "S[hpc.mpc8540_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound config RDs/PCI-X outbound config RDs attempted\"]]"
#define hpc_mpc8540_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED_VT_REF "t[hpc.mpc8540_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED]"

#define hpc_mpc8540_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED_VT_DEF "S[hpc.mpc8540_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound MEM RDs/PCI-X outbound MEM DWORD RDs attempted\"]]"
#define hpc_mpc8540_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED_VT_REF "t[hpc.mpc8540_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED]"

#define hpc_mpc8540_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED_VT_DEF "S[hpc.mpc8540_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound MEM RD lines/PCI-X outbound MEM burst RD attempted\"]]"
#define hpc_mpc8540_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED_VT_REF "t[hpc.mpc8540_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED]"

#define hpc_mpc8540_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED_VT_DEF "S[hpc.mpc8540_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound MEM WRs/PCI-X outbound MEM WRs attempted\"]]"
#define hpc_mpc8540_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED_VT_REF "t[hpc.mpc8540_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED]"

#define hpc_mpc8540_PCI_PCI_X_64_BIT_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_64_BIT_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X 64-bit transactions\"]]"
#define hpc_mpc8540_PCI_PCI_X_64_BIT_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_64_BIT_TRANSACTIONS]"

#define hpc_mpc8540_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X byte enable transactions\"]]"
#define hpc_mpc8540_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS]"

#define hpc_mpc8540_PCI_PCI_X_CLOCK_CYCLES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_CLOCK_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X CLK CYCs\"]]"
#define hpc_mpc8540_PCI_PCI_X_CLOCK_CYCLES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_CLOCK_CYCLES]"

#define hpc_mpc8540_PCI_PCI_X_DUAL_ADDRESS_CYCLES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_DUAL_ADDRESS_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X dual address CYCs\"]]"
#define hpc_mpc8540_PCI_PCI_X_DUAL_ADDRESS_CYCLES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_DUAL_ADDRESS_CYCLES]"

#define hpc_mpc8540_PCI_PCI_X_IDLE_CYCLES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_IDLE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X idle CYCs\"]]"
#define hpc_mpc8540_PCI_PCI_X_IDLE_CYCLES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_IDLE_CYCLES]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 32-bit RD data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 32-bit WR data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 64-bit RD data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 64-bit WR data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_CONFIG_READS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_CONFIG_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound CFG RDs\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_CONFIG_READS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_CONFIG_READS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_CONFIG_WRITES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_CONFIG_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound CFG WRs\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_CONFIG_WRITES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_CONFIG_WRITES]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_MEMORY_READS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_MEMORY_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound MEM RDs\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_MEMORY_READS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_MEMORY_READS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_MEMORY_WRITES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_MEMORY_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound MEM WRs\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_MEMORY_WRITES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_MEMORY_WRITES]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_PURGEABLE_READS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_PURGEABLE_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound purgeable reads\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_PURGEABLE_READS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_PURGEABLE_READS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound (SPEC RDs) purgeable RDs discarded\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound total RD data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound total WR data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_INTERNAL_CYCLES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_INTERNAL_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X internal CYCs\"]]"
#define hpc_mpc8540_PCI_PCI_X_INTERNAL_CYCLES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_INTERNAL_CYCLES]"

#define hpc_mpc8540_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X non-byte enable transactions\"]]"
#define hpc_mpc8540_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 32-bit RD data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 32-bit WR data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 64-bit RD data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 64-bit WR data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_CONFIG_WRITES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_CONFIG_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound config WRs\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_CONFIG_WRITES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_CONFIG_WRITES]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_I_O_READS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_I_O_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound I/O RDs\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_I_O_READS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_I_O_READS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_I_O_WRITES_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_I_O_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound I/O WRs\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_I_O_WRITES_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_I_O_WRITES]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_MEMORY_READS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_MEMORY_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound MEM RDs\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_MEMORY_READS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_MEMORY_READS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound total RD data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound total WR data beats\"]]"
#define hpc_mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS]"

#define hpc_mpc8540_PCI_PCI_X_READ_UNLOCK_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_READ_UNLOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X RD unlock\"]]"
#define hpc_mpc8540_PCI_PCI_X_READ_UNLOCK_VT_REF "t[hpc.mpc8540_PCI_PCI_X_READ_UNLOCK]"

#define hpc_mpc8540_PCI_PCI_X_SNOOPABLE_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_SNOOPABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X snoopable\"]]"
#define hpc_mpc8540_PCI_PCI_X_SNOOPABLE_VT_REF "t[hpc.mpc8540_PCI_PCI_X_SNOOPABLE]"

#define hpc_mpc8540_PCI_PCI_X_TOTAL_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_TOTAL_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X total transactions\"]]"
#define hpc_mpc8540_PCI_PCI_X_TOTAL_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_PCI_X_TOTAL_TRANSACTIONS]"

#define hpc_mpc8540_PCI_PCI_X_WRITE_STASH_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_WRITE_STASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X WR stash\"]]"
#define hpc_mpc8540_PCI_PCI_X_WRITE_STASH_VT_REF "t[hpc.mpc8540_PCI_PCI_X_WRITE_STASH]"

#define hpc_mpc8540_PCI_PCI_X_WRITE_STASH_WITH_LOCK_VT_DEF "S[hpc.mpc8540_PCI_PCI_X_WRITE_STASH_WITH_LOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X WR stash with lock\"]]"
#define hpc_mpc8540_PCI_PCI_X_WRITE_STASH_WITH_LOCK_VT_REF "t[hpc.mpc8540_PCI_PCI_X_WRITE_STASH_WITH_LOCK]"

#define hpc_mpc8540_PCI_WAIT_PCI_X_INITIAL_WAIT_VT_DEF "S[hpc.mpc8540_PCI_WAIT_PCI_X_INITIAL_WAIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI wait/PCI-X initial wait\"]]"
#define hpc_mpc8540_PCI_WAIT_PCI_X_INITIAL_WAIT_VT_REF "t[hpc.mpc8540_PCI_WAIT_PCI_X_INITIAL_WAIT]"

#define hpc_mpc8540_PCI_X_1_SPLIT_TRANSACTION_VT_DEF "S[hpc.mpc8540_PCI_X_1_SPLIT_TRANSACTION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI-X 1 split transactions\"]]"
#define hpc_mpc8540_PCI_X_1_SPLIT_TRANSACTION_VT_REF "t[hpc.mpc8540_PCI_X_1_SPLIT_TRANSACTION]"

#define hpc_mpc8540_PCI_X_2_SPLIT_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_X_2_SPLIT_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI-X 2 split transactions\"]]"
#define hpc_mpc8540_PCI_X_2_SPLIT_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_X_2_SPLIT_TRANSACTIONS]"

#define hpc_mpc8540_PCI_X_3_SPLIT_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_X_3_SPLIT_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI-X 3 split transactions\"]]"
#define hpc_mpc8540_PCI_X_3_SPLIT_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_X_3_SPLIT_TRANSACTIONS]"

#define hpc_mpc8540_PCI_X_4_SPLIT_TRANSACTIONS_VT_DEF "S[hpc.mpc8540_PCI_X_4_SPLIT_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI-X 4 split transactions\"]]"
#define hpc_mpc8540_PCI_X_4_SPLIT_TRANSACTIONS_VT_REF "t[hpc.mpc8540_PCI_X_4_SPLIT_TRANSACTIONS]"

#define hpc_mpc8540_PCI_X_ADB_DISCONNECTS_VT_DEF "S[hpc.mpc8540_PCI_X_ADB_DISCONNECTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI-X ADB disconnects\"]]"
#define hpc_mpc8540_PCI_X_ADB_DISCONNECTS_VT_REF "t[hpc.mpc8540_PCI_X_ADB_DISCONNECTS]"

#define hpc_mpc8540_PCI_X_SPLIT_RESPONSES_VT_DEF "S[hpc.mpc8540_PCI_X_SPLIT_RESPONSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI-X split responses\"]]"
#define hpc_mpc8540_PCI_X_SPLIT_RESPONSES_VT_REF "t[hpc.mpc8540_PCI_X_SPLIT_RESPONSES]"

#define hpc_mpc8540_PIC_INTERRUPT_SERVICE_CYCLES_VT_DEF "S[hpc.mpc8540_PIC_INTERRUPT_SERVICE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC interrupt service cycles\"]]"
#define hpc_mpc8540_PIC_INTERRUPT_SERVICE_CYCLES_VT_REF "t[hpc.mpc8540_PIC_INTERRUPT_SERVICE_CYCLES]"

#define hpc_mpc8540_PIC_INTERRUPT_WAIT_CYCLES_VT_DEF "S[hpc.mpc8540_PIC_INTERRUPT_WAIT_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC interrupt wait cycles\"]]"
#define hpc_mpc8540_PIC_INTERRUPT_WAIT_CYCLES_VT_REF "t[hpc.mpc8540_PIC_INTERRUPT_WAIT_CYCLES]"

#define hpc_mpc8540_PIC_TOTAL_INTERRUPT_COUNT_VT_DEF "S[hpc.mpc8540_PIC_TOTAL_INTERRUPT_COUNT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC total interrupt count\"]]"
#define hpc_mpc8540_PIC_TOTAL_INTERRUPT_COUNT_VT_REF "t[hpc.mpc8540_PIC_TOTAL_INTERRUPT_COUNT]"

#define hpc_mpc8540_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read hits in the row open table\"]]"
#define hpc_mpc8540_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read misses in the row open table\"]]"
#define hpc_mpc8540_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read or write hits in the row open table\"]]"
#define hpc_mpc8540_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8540_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read or write misses in the row open table\"]]"
#define hpc_mpc8540_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8540_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8540_RAPIDIO_OUTBOUND_ACK_TIMEOUT_OUT_OF_ORDER_EVENT_VT_DEF "S[hpc.mpc8540_RAPIDIO_OUTBOUND_ACK_TIMEOUT_OUT_OF_ORDER_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RapidIO outbound ACK timeout/out-of-order event\"]]"
#define hpc_mpc8540_RAPIDIO_OUTBOUND_ACK_TIMEOUT_OUT_OF_ORDER_EVENT_VT_REF "t[hpc.mpc8540_RAPIDIO_OUTBOUND_ACK_TIMEOUT_OUT_OF_ORDER_EVENT]"

#define hpc_mpc8540_RAPIDIO_OUTBOUND_RETRY_STOPPED_EVENT_VT_DEF "S[hpc.mpc8540_RAPIDIO_OUTBOUND_RETRY_STOPPED_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RapidIO outbound retry-stopped event\"]]"
#define hpc_mpc8540_RAPIDIO_OUTBOUND_RETRY_STOPPED_EVENT_VT_REF "t[hpc.mpc8540_RAPIDIO_OUTBOUND_RETRY_STOPPED_EVENT]"

#define hpc_mpc8540_READS_OR_WRITES_FROM_CORE_VT_DEF "S[hpc.mpc8540_READS_OR_WRITES_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from core\"]]"
#define hpc_mpc8540_READS_OR_WRITES_FROM_CORE_VT_REF "t[hpc.mpc8540_READS_OR_WRITES_FROM_CORE]"

#define hpc_mpc8540_READS_OR_WRITES_FROM_DMA_VT_DEF "S[hpc.mpc8540_READS_OR_WRITES_FROM_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from DMA\"]]"
#define hpc_mpc8540_READS_OR_WRITES_FROM_DMA_VT_REF "t[hpc.mpc8540_READS_OR_WRITES_FROM_DMA]"

#define hpc_mpc8540_READS_OR_WRITES_FROM_PCI_VT_DEF "S[hpc.mpc8540_READS_OR_WRITES_FROM_PCI,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from PCI\"]]"
#define hpc_mpc8540_READS_OR_WRITES_FROM_PCI_VT_REF "t[hpc.mpc8540_READS_OR_WRITES_FROM_PCI]"

#define hpc_mpc8540_READS_OR_WRITES_FROM_RAPIDIO_VT_DEF "S[hpc.mpc8540_READS_OR_WRITES_FROM_RAPIDIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from RapidIO\"]]"
#define hpc_mpc8540_READS_OR_WRITES_FROM_RAPIDIO_VT_REF "t[hpc.mpc8540_READS_OR_WRITES_FROM_RAPIDIO]"

#define hpc_mpc8540_READS_OR_WRITES_FROM_TSEC_1_VT_DEF "S[hpc.mpc8540_READS_OR_WRITES_FROM_TSEC_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from TSEC1\"]]"
#define hpc_mpc8540_READS_OR_WRITES_FROM_TSEC_1_VT_REF "t[hpc.mpc8540_READS_OR_WRITES_FROM_TSEC_1]"

#define hpc_mpc8540_READS_OR_WRITES_FROM_TSEC_2_VT_DEF "S[hpc.mpc8540_READS_OR_WRITES_FROM_TSEC_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from TSEC2\"]]"
#define hpc_mpc8540_READS_OR_WRITES_FROM_TSEC_2_VT_REF "t[hpc.mpc8540_READS_OR_WRITES_FROM_TSEC_2]"

#define hpc_mpc8540_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_DEF "S[hpc.mpc8540_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Read-modify-write transactions due to ECC\"]]"
#define hpc_mpc8540_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_REF "t[hpc.mpc8540_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC]"

#define hpc_mpc8540_REQUESTS_GRANTED_TO_ECM_PORT_VT_DEF "S[hpc.mpc8540_REQUESTS_GRANTED_TO_ECM_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Requests granted to ECM port\"]]"
#define hpc_mpc8540_REQUESTS_GRANTED_TO_ECM_PORT_VT_REF "t[hpc.mpc8540_REQUESTS_GRANTED_TO_ECM_PORT]"

#define hpc_mpc8540_RETRIED_OR_NOT_ACCEPTED_PACKETS_ON_RAPIDIO_RX_VT_DEF "S[hpc.mpc8540_RETRIED_OR_NOT_ACCEPTED_PACKETS_ON_RAPIDIO_RX,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Retried or not accepted packets on RapidIO Rx\"]]"
#define hpc_mpc8540_RETRIED_OR_NOT_ACCEPTED_PACKETS_ON_RAPIDIO_RX_VT_REF "t[hpc.mpc8540_RETRIED_OR_NOT_ACCEPTED_PACKETS_ON_RAPIDIO_RX]"

#define hpc_mpc8540_RETRIED_PACKETS_ON_RAPIDIO_TRANSMIT_DUE_TO_RESOURCE_LIMITATIONS_VT_DEF "S[hpc.mpc8540_RETRIED_PACKETS_ON_RAPIDIO_TRANSMIT_DUE_TO_RESOURCE_LIMITATIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Retried packets on RapidIO transmit due to resource limitations\"]]"
#define hpc_mpc8540_RETRIED_PACKETS_ON_RAPIDIO_TRANSMIT_DUE_TO_RESOURCE_LIMITATIONS_VT_REF "t[hpc.mpc8540_RETRIED_PACKETS_ON_RAPIDIO_TRANSMIT_DUE_TO_RESOURCE_LIMITATIONS]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for reads or writes from core\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from DMA\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from PCI\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_RAPIDIO_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_RAPIDIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from RapidIO\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_RAPIDIO_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_RAPIDIO]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_1_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from TSEC1\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_1_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_1]"

#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_2_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from TSEC 2\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_2_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_2]"

#define hpc_mpc8540_ROW_OPEN_TABLE_MISSES_VT_DEF "S[hpc.mpc8540_ROW_OPEN_TABLE_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table misses\"]]"
#define hpc_mpc8540_ROW_OPEN_TABLE_MISSES_VT_REF "t[hpc.mpc8540_ROW_OPEN_TABLE_MISSES]"

#define hpc_mpc8540_SDRAM_BANK_MISSES_VT_DEF "S[hpc.mpc8540_SDRAM_BANK_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SDRAM bank misses\"]]"
#define hpc_mpc8540_SDRAM_BANK_MISSES_VT_REF "t[hpc.mpc8540_SDRAM_BANK_MISSES]"

#define hpc_mpc8540_SDRAM_PAGE_MISSES_VT_DEF "S[hpc.mpc8540_SDRAM_PAGE_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SDRAM page misses\"]]"
#define hpc_mpc8540_SDRAM_PAGE_MISSES_VT_REF "t[hpc.mpc8540_SDRAM_PAGE_MISSES]"

#define hpc_mpc8540_SYSTEM_CYCLES_VT_DEF "S[hpc.mpc8540_SYSTEM_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"System cycles\"]]"
#define hpc_mpc8540_SYSTEM_CYCLES_VT_REF "t[hpc.mpc8540_SYSTEM_CYCLES]"

#define hpc_mpc8540_TRACE_BUFFER_HITS_VT_DEF "S[hpc.mpc8540_TRACE_BUFFER_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Trace buffer hits\"]]"
#define hpc_mpc8540_TRACE_BUFFER_HITS_VT_REF "t[hpc.mpc8540_TRACE_BUFFER_HITS]"

#define hpc_mpc8540_TSEC1_ACCEPTED_FRAMES_VT_DEF "S[hpc.mpc8540_TSEC1_ACCEPTED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Accepted frames\"]]"
#define hpc_mpc8540_TSEC1_ACCEPTED_FRAMES_VT_REF "t[hpc.mpc8540_TSEC1_ACCEPTED_FRAMES]"

#define hpc_mpc8540_TSEC1_BD_READS_VT_DEF "S[hpc.mpc8540_TSEC1_BD_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BD RDs\"]]"
#define hpc_mpc8540_TSEC1_BD_READS_VT_REF "t[hpc.mpc8540_TSEC1_BD_READS]"

#define hpc_mpc8540_TSEC1_BD_WRITES_VT_DEF "S[hpc.mpc8540_TSEC1_BD_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BD WRs\"]]"
#define hpc_mpc8540_TSEC1_BD_WRITES_VT_REF "t[hpc.mpc8540_TSEC1_BD_WRITES]"

#define hpc_mpc8540_TSEC1_DATA_BEATS_VT_DEF "S[hpc.mpc8540_TSEC1_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data beats\"]]"
#define hpc_mpc8540_TSEC1_DATA_BEATS_VT_REF "t[hpc.mpc8540_TSEC1_DATA_BEATS]"

#define hpc_mpc8540_TSEC1_DMA_READS_VT_DEF "S[hpc.mpc8540_TSEC1_DMA_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RDs\"]]"
#define hpc_mpc8540_TSEC1_DMA_READS_VT_REF "t[hpc.mpc8540_TSEC1_DMA_READS]"

#define hpc_mpc8540_TSEC1_DMA_WRITES_VT_DEF "S[hpc.mpc8540_TSEC1_DMA_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WRs\"]]"
#define hpc_mpc8540_TSEC1_DMA_WRITES_VT_REF "t[hpc.mpc8540_TSEC1_DMA_WRITES]"

#define hpc_mpc8540_TSEC1_DROPPED_FRAMES_VT_DEF "S[hpc.mpc8540_TSEC1_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Dropped frames\"]]"
#define hpc_mpc8540_TSEC1_DROPPED_FRAMES_VT_REF "t[hpc.mpc8540_TSEC1_DROPPED_FRAMES]"

#define hpc_mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW_VT_DEF "S[hpc.mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Dropped frames due to data overflow\"]]"
#define hpc_mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW_VT_REF "t[hpc.mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW]"

#define hpc_mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW_VT_DEF "S[hpc.mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Dropped frames due to status overflow\"]]"
#define hpc_mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW_VT_REF "t[hpc.mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW]"

#define hpc_mpc8540_TSEC1_GROUP_HASH_TABLE_ACCEPTED_FRAME_VT_DEF "S[hpc.mpc8540_TSEC1_GROUP_HASH_TABLE_ACCEPTED_FRAME,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Group hash Tbl accepted frame\"]]"
#define hpc_mpc8540_TSEC1_GROUP_HASH_TABLE_ACCEPTED_FRAME_VT_REF "t[hpc.mpc8540_TSEC1_GROUP_HASH_TABLE_ACCEPTED_FRAME]"

#define hpc_mpc8540_TSEC1_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME_VT_DEF "S[hpc.mpc8540_TSEC1_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Individual hash Tbl accepted frame\"]]"
#define hpc_mpc8540_TSEC1_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME_VT_REF "t[hpc.mpc8540_TSEC1_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME]"

#define hpc_mpc8540_TSEC1_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_TSEC1_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data beats\"]]"
#define hpc_mpc8540_TSEC1_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_TSEC1_READ_DATA_BEATS]"

#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_2_VT_DEF "S[hpc.mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO above 1/2\"]]"
#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_2_VT_REF "t[hpc.mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_2]"

#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_4_VT_DEF "S[hpc.mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO above 1/4\"]]"
#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_4_VT_REF "t[hpc.mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_4]"

#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_3_4_VT_DEF "S[hpc.mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_3_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO above 3/4\"]]"
#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_3_4_VT_REF "t[hpc.mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_3_4]"

#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_DATA_VALID_VT_DEF "S[hpc.mpc8540_TSEC1_RECEIVE_FIFO_DATA_VALID,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO data valid\"]]"
#define hpc_mpc8540_TSEC1_RECEIVE_FIFO_DATA_VALID_VT_REF "t[hpc.mpc8540_TSEC1_RECEIVE_FIFO_DATA_VALID]"

#define hpc_mpc8540_TSEC1_REJECTED_FRAMES_VT_DEF "S[hpc.mpc8540_TSEC1_REJECTED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rejected frames\"]]"
#define hpc_mpc8540_TSEC1_REJECTED_FRAMES_VT_REF "t[hpc.mpc8540_TSEC1_REJECTED_FRAMES]"

#define hpc_mpc8540_TSEC1_RXBD_READS_VT_DEF "S[hpc.mpc8540_TSEC1_RXBD_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RDs\"]]"
#define hpc_mpc8540_TSEC1_RXBD_READS_VT_REF "t[hpc.mpc8540_TSEC1_RXBD_READS]"

#define hpc_mpc8540_TSEC1_RXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_RXBD_READ_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD latency\"]]"
#define hpc_mpc8540_TSEC1_RXBD_READ_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_RXBD_READ_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC1_RXBD_WRITES_VT_DEF "S[hpc.mpc8540_TSEC1_RXBD_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WRs\"]]"
#define hpc_mpc8540_TSEC1_RXBD_WRITES_VT_REF "t[hpc.mpc8540_TSEC1_RXBD_WRITES]"

#define hpc_mpc8540_TSEC1_RXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_RXBD_WRITE_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR latency\"]]"
#define hpc_mpc8540_TSEC1_RXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_RXBD_WRITE_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC1_RX_FRAME_INTERRUPTS_VT_DEF "S[hpc.mpc8540_TSEC1_RX_FRAME_INTERRUPTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx frame interrupts\"]]"
#define hpc_mpc8540_TSEC1_RX_FRAME_INTERRUPTS_VT_REF "t[hpc.mpc8540_TSEC1_RX_FRAME_INTERRUPTS]"

#define hpc_mpc8540_TSEC1_RX_FRAME_PROCESSING_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_RX_FRAME_PROCESSING_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx frame processing\"]]"
#define hpc_mpc8540_TSEC1_RX_FRAME_PROCESSING_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_RX_FRAME_PROCESSING_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC1_TRANSMIT_FRAMES_WITHOUT_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_TRANSMIT_FRAMES_WITHOUT_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Tx frames w/out threshold\"]]"
#define hpc_mpc8540_TSEC1_TRANSMIT_FRAMES_WITHOUT_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_TRANSMIT_FRAMES_WITHOUT_THRESHOLD]"

#define hpc_mpc8540_TSEC1_TXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_TXBD_READ_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD latency\"]]"
#define hpc_mpc8540_TSEC1_TXBD_READ_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_TXBD_READ_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC1_TXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_TXBD_WRITE_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR latency\"]]"
#define hpc_mpc8540_TSEC1_TXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_TXBD_WRITE_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC1_TX_DATA_READ_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC1_TX_DATA_READ_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Tx data RD latency\"]]"
#define hpc_mpc8540_TSEC1_TX_DATA_READ_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC1_TX_DATA_READ_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC1_TX_FRAME_INTERRUPTS_VT_DEF "S[hpc.mpc8540_TSEC1_TX_FRAME_INTERRUPTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Tx frame interrupts\"]]"
#define hpc_mpc8540_TSEC1_TX_FRAME_INTERRUPTS_VT_REF "t[hpc.mpc8540_TSEC1_TX_FRAME_INTERRUPTS]"

#define hpc_mpc8540_TSEC2_ACCEPTED_FRAMES_VT_DEF "S[hpc.mpc8540_TSEC2_ACCEPTED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Accepted frames\"]]"
#define hpc_mpc8540_TSEC2_ACCEPTED_FRAMES_VT_REF "t[hpc.mpc8540_TSEC2_ACCEPTED_FRAMES]"

#define hpc_mpc8540_TSEC2_BD_READS_VT_DEF "S[hpc.mpc8540_TSEC2_BD_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BD RDs\"]]"
#define hpc_mpc8540_TSEC2_BD_READS_VT_REF "t[hpc.mpc8540_TSEC2_BD_READS]"

#define hpc_mpc8540_TSEC2_BD_WRITES_VT_DEF "S[hpc.mpc8540_TSEC2_BD_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BD WRs\"]]"
#define hpc_mpc8540_TSEC2_BD_WRITES_VT_REF "t[hpc.mpc8540_TSEC2_BD_WRITES]"

#define hpc_mpc8540_TSEC2_DATA_BEATS_VT_DEF "S[hpc.mpc8540_TSEC2_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data beats\"]]"
#define hpc_mpc8540_TSEC2_DATA_BEATS_VT_REF "t[hpc.mpc8540_TSEC2_DATA_BEATS]"

#define hpc_mpc8540_TSEC2_DMA_READS_VT_DEF "S[hpc.mpc8540_TSEC2_DMA_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RDs\"]]"
#define hpc_mpc8540_TSEC2_DMA_READS_VT_REF "t[hpc.mpc8540_TSEC2_DMA_READS]"

#define hpc_mpc8540_TSEC2_DMA_WRITES_VT_DEF "S[hpc.mpc8540_TSEC2_DMA_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WRs\"]]"
#define hpc_mpc8540_TSEC2_DMA_WRITES_VT_REF "t[hpc.mpc8540_TSEC2_DMA_WRITES]"

#define hpc_mpc8540_TSEC2_DROPPED_FRAMES_VT_DEF "S[hpc.mpc8540_TSEC2_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Dropped frames\"]]"
#define hpc_mpc8540_TSEC2_DROPPED_FRAMES_VT_REF "t[hpc.mpc8540_TSEC2_DROPPED_FRAMES]"

#define hpc_mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW_VT_DEF "S[hpc.mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Dropped frames due to data overflow\"]]"
#define hpc_mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW_VT_REF "t[hpc.mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW]"

#define hpc_mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW_VT_DEF "S[hpc.mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Dropped frames due to status overflow\"]]"
#define hpc_mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW_VT_REF "t[hpc.mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW]"

#define hpc_mpc8540_TSEC2_GROUP_HASH_TABLE_ACCEPTED_FRAME_VT_DEF "S[hpc.mpc8540_TSEC2_GROUP_HASH_TABLE_ACCEPTED_FRAME,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Group hash Tbl accepted frame\"]]"
#define hpc_mpc8540_TSEC2_GROUP_HASH_TABLE_ACCEPTED_FRAME_VT_REF "t[hpc.mpc8540_TSEC2_GROUP_HASH_TABLE_ACCEPTED_FRAME]"

#define hpc_mpc8540_TSEC2_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME_VT_DEF "S[hpc.mpc8540_TSEC2_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Individual hash Tbl accepted frame\"]]"
#define hpc_mpc8540_TSEC2_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME_VT_REF "t[hpc.mpc8540_TSEC2_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME]"

#define hpc_mpc8540_TSEC2_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8540_TSEC2_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data beats\"]]"
#define hpc_mpc8540_TSEC2_READ_DATA_BEATS_VT_REF "t[hpc.mpc8540_TSEC2_READ_DATA_BEATS]"

#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_2_VT_DEF "S[hpc.mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO above 1/2\"]]"
#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_2_VT_REF "t[hpc.mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_2]"

#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_4_VT_DEF "S[hpc.mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO above 1/4\"]]"
#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_4_VT_REF "t[hpc.mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_4]"

#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_3_4_VT_DEF "S[hpc.mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_3_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO above 3/4\"]]"
#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_3_4_VT_REF "t[hpc.mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_3_4]"

#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_DATA_VALID_VT_DEF "S[hpc.mpc8540_TSEC2_RECEIVE_FIFO_DATA_VALID,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx FIFO data valid\"]]"
#define hpc_mpc8540_TSEC2_RECEIVE_FIFO_DATA_VALID_VT_REF "t[hpc.mpc8540_TSEC2_RECEIVE_FIFO_DATA_VALID]"

#define hpc_mpc8540_TSEC2_REJECTED_FRAMES_VT_DEF "S[hpc.mpc8540_TSEC2_REJECTED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rejected frames\"]]"
#define hpc_mpc8540_TSEC2_REJECTED_FRAMES_VT_REF "t[hpc.mpc8540_TSEC2_REJECTED_FRAMES]"

#define hpc_mpc8540_TSEC2_RXBD_READS_VT_DEF "S[hpc.mpc8540_TSEC2_RXBD_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RDs\"]]"
#define hpc_mpc8540_TSEC2_RXBD_READS_VT_REF "t[hpc.mpc8540_TSEC2_RXBD_READS]"

#define hpc_mpc8540_TSEC2_RXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_RXBD_READ_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD latency\"]]"
#define hpc_mpc8540_TSEC2_RXBD_READ_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_RXBD_READ_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC2_RXBD_WRITES_VT_DEF "S[hpc.mpc8540_TSEC2_RXBD_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WRs\"]]"
#define hpc_mpc8540_TSEC2_RXBD_WRITES_VT_REF "t[hpc.mpc8540_TSEC2_RXBD_WRITES]"

#define hpc_mpc8540_TSEC2_RXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_RXBD_WRITE_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR latency\"]]"
#define hpc_mpc8540_TSEC2_RXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_RXBD_WRITE_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC2_RX_FRAME_INTERRUPTS_VT_DEF "S[hpc.mpc8540_TSEC2_RX_FRAME_INTERRUPTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx frame interrupts\"]]"
#define hpc_mpc8540_TSEC2_RX_FRAME_INTERRUPTS_VT_REF "t[hpc.mpc8540_TSEC2_RX_FRAME_INTERRUPTS]"

#define hpc_mpc8540_TSEC2_RX_FRAME_PROCESSING_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_RX_FRAME_PROCESSING_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx frame processing\"]]"
#define hpc_mpc8540_TSEC2_RX_FRAME_PROCESSING_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_RX_FRAME_PROCESSING_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC2_TRANSMIT_FRAMES_WITHOUT_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_TRANSMIT_FRAMES_WITHOUT_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Tx frames w/out threshold\"]]"
#define hpc_mpc8540_TSEC2_TRANSMIT_FRAMES_WITHOUT_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_TRANSMIT_FRAMES_WITHOUT_THRESHOLD]"

#define hpc_mpc8540_TSEC2_TXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_TXBD_READ_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD latency\"]]"
#define hpc_mpc8540_TSEC2_TXBD_READ_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_TXBD_READ_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC2_TXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_TXBD_WRITE_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR latency\"]]"
#define hpc_mpc8540_TSEC2_TXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_TXBD_WRITE_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC2_TX_DATA_READ_LATENCY_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8540_TSEC2_TX_DATA_READ_LATENCY_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Tx data RD latency\"]]"
#define hpc_mpc8540_TSEC2_TX_DATA_READ_LATENCY_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8540_TSEC2_TX_DATA_READ_LATENCY_DURATION_THRESHOLD]"

#define hpc_mpc8540_TSEC2_TX_FRAME_INTERRUPTS_VT_DEF "S[hpc.mpc8540_TSEC2_TX_FRAME_INTERRUPTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Tx frame interrupts\"]]"
#define hpc_mpc8540_TSEC2_TX_FRAME_INTERRUPTS_VT_REF "t[hpc.mpc8540_TSEC2_TX_FRAME_INTERRUPTS]"

#define hpc_mpc8540_UART0_BAUD_RATE_VT_DEF "S[hpc.mpc8540_UART0_BAUD_RATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UART0 baud rate\"]]"
#define hpc_mpc8540_UART0_BAUD_RATE_VT_REF "t[hpc.mpc8540_UART0_BAUD_RATE]"

#define hpc_mpc8540_UART1_BAUD_RATE_VT_DEF "S[hpc.mpc8540_UART1_BAUD_RATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UART1 baud rate\"]]"
#define hpc_mpc8540_UART1_BAUD_RATE_VT_REF "t[hpc.mpc8540_UART1_BAUD_RATE]"

#define hpc_mpc8540_WATCHPOINT_MONITOR_HITS_VT_DEF "S[hpc.mpc8540_WATCHPOINT_MONITOR_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Watchpoint monitor hits\"]]"
#define hpc_mpc8540_WATCHPOINT_MONITOR_HITS_VT_REF "t[hpc.mpc8540_WATCHPOINT_MONITOR_HITS]"

#define HPC_MPC8540_TYPE_ALL_VT_DEFS \
	hpc_mpc8540_ACK_HISTORY_QUEUE_FULL_VT_DEF \
	hpc_mpc8540_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_DEF \
	hpc_mpc8540_BANK_1_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_2_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_3_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_4_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_5_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_6_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_7_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_BANK_8_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8540_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_0_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8540_CHANNEL_0_READ_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_0_WRITE_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_1_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8540_CHANNEL_1_READ_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_1_WRITE_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_2_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8540_CHANNEL_2_READ_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_2_WRITE_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_3_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8540_CHANNEL_3_READ_REQUEST_VT_DEF \
	hpc_mpc8540_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8540_CHANNEL_3_WRITE_REQUEST_VT_DEF \
	hpc_mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_DEF \
	hpc_mpc8540_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_DEF \
	hpc_mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_DEF \
	hpc_mpc8540_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_DEF \
	hpc_mpc8540_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED_VT_DEF \
	hpc_mpc8540_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DDR_SDRAM_VT_DEF \
	hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_DEF \
	hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_SDRAM_VT_DEF \
	hpc_mpc8540_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_DEF \
	hpc_mpc8540_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DDR_SDRAM_VT_DEF \
	hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_DEF \
	hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM_VT_DEF \
	hpc_mpc8540_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_DEF \
	hpc_mpc8540_ECM_CANCEL_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_GRANT_DDR_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_GRANT_LBC_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_GRANT_PIC_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_GRANT_TSEC1_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_GRANT_TSEC2_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_WAIT_DDR_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_WAIT_LBC_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_WAIT_PIC_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_WAIT_TSEC1_VT_DEF \
	hpc_mpc8540_ECM_DATA_BUS_WAIT_TSEC2_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_CORE_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_DMA_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_OTHER_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_PCI_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_RAPIDIO_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_TSEC1_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_FROM_TSEC2_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_READ_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_READ_CLEAR_ATOMIC_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_READ_DECREMENT_ATOMIC_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_READ_INCREMENT_ATOMIC_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_READ_SET_ATOMIC_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_READ_UNLOCK_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_SNOOPABLE_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_TO_DDR_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_TO_L2_SRAM_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_TO_LBC_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_TO_PCI_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_TO_RAPIDIO_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_WRITE_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_VT_DEF \
	hpc_mpc8540_ECM_DISPATCH_WRITE_ALLOCATE_LOCK_VT_DEF \
	hpc_mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_VT_DEF \
	hpc_mpc8540_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED_VT_DEF \
	hpc_mpc8540_ECM_GLOBAL_DATA_BUS_BEAT_VT_DEF \
	hpc_mpc8540_ECM_REQUEST_WAIT_CORE_VT_DEF \
	hpc_mpc8540_ECM_REQUEST_WAIT_PCI_RAPIDIO_DMA_VT_DEF \
	hpc_mpc8540_ECM_REQUEST_WAIT_TSEC1_VT_DEF \
	hpc_mpc8540_ECM_REQUEST_WAIT_TSEC2_VT_DEF \
	hpc_mpc8540_EXTERNAL_EVENT_VT_DEF \
	hpc_mpc8540_FLUSHED_PACKETS_DUE_TO_PRIOR_RETRIES_OR_ERROR_RECOVERY_ON_RAPIDIO_TRANSMIT_VT_DEF \
	hpc_mpc8540_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_DEF \
	hpc_mpc8540_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_DEF \
	hpc_mpc8540_FORCE_PAGE_CLOSINGS_VT_DEF \
	hpc_mpc8540_INBOUND_DOORBELL_PACKET_PROTOCOL_LEVEL_RETRY_VT_DEF \
	hpc_mpc8540_INBOUND_MESSAGE_PACKET_PROTOCOL_LEVEL_RETRY_VT_DEF \
	hpc_mpc8540_L2_ALLOCATES_FROM_ANY_SOURCE_VT_DEF \
	hpc_mpc8540_L2_CLEARING_OF_LOCKS_VT_DEF \
	hpc_mpc8540_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_DEF \
	hpc_mpc8540_L2_INVALIDATIONS_OF_LINES_VT_DEF \
	hpc_mpc8540_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_DEF \
	hpc_mpc8540_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_DEF \
	hpc_mpc8540_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_DEF \
	hpc_mpc8540_MEM_TQ_READ_WRITE_ADDRESS_COLLISION_VT_DEF \
	hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_0_OCCUPIED_VT_DEF \
	hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_1_OCCUPIED_VT_DEF \
	hpc_mpc8540_MISALIGNED_ENGINE_PRIORITY_2_OCCUPIED_VT_DEF \
	hpc_mpc8540_MISALIGNED_TRANSACTIONS_ON_RAPIDIO_VT_DEF \
	hpc_mpc8540_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_DEF \
	hpc_mpc8540_NON_CORE_NON_BURST_WRITE_TO_L2_VT_DEF \
	hpc_mpc8540_NON_CORE_READ_HIT_IN_L2_VT_DEF \
	hpc_mpc8540_NON_CORE_READ_MISS_IN_L2_VT_DEF \
	hpc_mpc8540_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_DEF \
	hpc_mpc8540_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_OUTBOUND_RAPIDIO_ERROR_STOPPED_EVENT_VT_DEF \
	hpc_mpc8540_OUTBOUND_RAPIDIO_STOPPED_FOR_TRAINING_EVENT_VT_DEF \
	hpc_mpc8540_PCI_CYCLES_PCI_FRAME_IS_ASSERTED_VT_DEF \
	hpc_mpc8540_PCI_CYCLES_PCI_IRDY_IS_ASSERTED_VT_DEF \
	hpc_mpc8540_PCI_CYCLES_PCI_TRDY_IS_ASSERTED_VT_DEF \
	hpc_mpc8540_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ_VT_DEF \
	hpc_mpc8540_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ_VT_DEF \
	hpc_mpc8540_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ_VT_DEF \
	hpc_mpc8540_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED_VT_DEF \
	hpc_mpc8540_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED_VT_DEF \
	hpc_mpc8540_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED_VT_DEF \
	hpc_mpc8540_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_64_BIT_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_CLOCK_CYCLES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_DUAL_ADDRESS_CYCLES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_IDLE_CYCLES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_CONFIG_READS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_CONFIG_WRITES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_MEMORY_READS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_MEMORY_WRITES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_PURGEABLE_READS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_INTERNAL_CYCLES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_CONFIG_WRITES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_I_O_READS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_I_O_WRITES_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_MEMORY_READS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_READ_UNLOCK_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_SNOOPABLE_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_TOTAL_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_WRITE_STASH_VT_DEF \
	hpc_mpc8540_PCI_PCI_X_WRITE_STASH_WITH_LOCK_VT_DEF \
	hpc_mpc8540_PCI_WAIT_PCI_X_INITIAL_WAIT_VT_DEF \
	hpc_mpc8540_PCI_X_1_SPLIT_TRANSACTION_VT_DEF \
	hpc_mpc8540_PCI_X_2_SPLIT_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_X_3_SPLIT_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_X_4_SPLIT_TRANSACTIONS_VT_DEF \
	hpc_mpc8540_PCI_X_ADB_DISCONNECTS_VT_DEF \
	hpc_mpc8540_PCI_X_SPLIT_RESPONSES_VT_DEF \
	hpc_mpc8540_PIC_INTERRUPT_SERVICE_CYCLES_VT_DEF \
	hpc_mpc8540_PIC_INTERRUPT_WAIT_CYCLES_VT_DEF \
	hpc_mpc8540_PIC_TOTAL_INTERRUPT_COUNT_VT_DEF \
	hpc_mpc8540_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8540_RAPIDIO_OUTBOUND_ACK_TIMEOUT_OUT_OF_ORDER_EVENT_VT_DEF \
	hpc_mpc8540_RAPIDIO_OUTBOUND_RETRY_STOPPED_EVENT_VT_DEF \
	hpc_mpc8540_READS_OR_WRITES_FROM_CORE_VT_DEF \
	hpc_mpc8540_READS_OR_WRITES_FROM_DMA_VT_DEF \
	hpc_mpc8540_READS_OR_WRITES_FROM_PCI_VT_DEF \
	hpc_mpc8540_READS_OR_WRITES_FROM_RAPIDIO_VT_DEF \
	hpc_mpc8540_READS_OR_WRITES_FROM_TSEC_1_VT_DEF \
	hpc_mpc8540_READS_OR_WRITES_FROM_TSEC_2_VT_DEF \
	hpc_mpc8540_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_DEF \
	hpc_mpc8540_REQUESTS_GRANTED_TO_ECM_PORT_VT_DEF \
	hpc_mpc8540_RETRIED_OR_NOT_ACCEPTED_PACKETS_ON_RAPIDIO_RX_VT_DEF \
	hpc_mpc8540_RETRIED_PACKETS_ON_RAPIDIO_TRANSMIT_DUE_TO_RESOURCE_LIMITATIONS_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_RAPIDIO_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_1_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_TSEC_2_VT_DEF \
	hpc_mpc8540_ROW_OPEN_TABLE_MISSES_VT_DEF \
	hpc_mpc8540_SDRAM_BANK_MISSES_VT_DEF \
	hpc_mpc8540_SDRAM_PAGE_MISSES_VT_DEF \
	hpc_mpc8540_SYSTEM_CYCLES_VT_DEF \
	hpc_mpc8540_TRACE_BUFFER_HITS_VT_DEF \
	hpc_mpc8540_TSEC1_ACCEPTED_FRAMES_VT_DEF \
	hpc_mpc8540_TSEC1_BD_READS_VT_DEF \
	hpc_mpc8540_TSEC1_BD_WRITES_VT_DEF \
	hpc_mpc8540_TSEC1_DATA_BEATS_VT_DEF \
	hpc_mpc8540_TSEC1_DMA_READS_VT_DEF \
	hpc_mpc8540_TSEC1_DMA_WRITES_VT_DEF \
	hpc_mpc8540_TSEC1_DROPPED_FRAMES_VT_DEF \
	hpc_mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW_VT_DEF \
	hpc_mpc8540_TSEC1_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW_VT_DEF \
	hpc_mpc8540_TSEC1_GROUP_HASH_TABLE_ACCEPTED_FRAME_VT_DEF \
	hpc_mpc8540_TSEC1_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME_VT_DEF \
	hpc_mpc8540_TSEC1_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_2_VT_DEF \
	hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_1_4_VT_DEF \
	hpc_mpc8540_TSEC1_RECEIVE_FIFO_ABOVE_3_4_VT_DEF \
	hpc_mpc8540_TSEC1_RECEIVE_FIFO_DATA_VALID_VT_DEF \
	hpc_mpc8540_TSEC1_REJECTED_FRAMES_VT_DEF \
	hpc_mpc8540_TSEC1_RXBD_READS_VT_DEF \
	hpc_mpc8540_TSEC1_RXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_RXBD_WRITES_VT_DEF \
	hpc_mpc8540_TSEC1_RXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_RX_FRAME_INTERRUPTS_VT_DEF \
	hpc_mpc8540_TSEC1_RX_FRAME_PROCESSING_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_TRANSMIT_FRAMES_WITHOUT_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_TXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_TXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_TX_DATA_READ_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC1_TX_FRAME_INTERRUPTS_VT_DEF \
	hpc_mpc8540_TSEC2_ACCEPTED_FRAMES_VT_DEF \
	hpc_mpc8540_TSEC2_BD_READS_VT_DEF \
	hpc_mpc8540_TSEC2_BD_WRITES_VT_DEF \
	hpc_mpc8540_TSEC2_DATA_BEATS_VT_DEF \
	hpc_mpc8540_TSEC2_DMA_READS_VT_DEF \
	hpc_mpc8540_TSEC2_DMA_WRITES_VT_DEF \
	hpc_mpc8540_TSEC2_DROPPED_FRAMES_VT_DEF \
	hpc_mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_DATA_OVERFLOW_VT_DEF \
	hpc_mpc8540_TSEC2_DROPPED_FRAMES_DUE_TO_STATUS_OVERFLOW_VT_DEF \
	hpc_mpc8540_TSEC2_GROUP_HASH_TABLE_ACCEPTED_FRAME_VT_DEF \
	hpc_mpc8540_TSEC2_INDIVIDUAL_HASH_TABLE_ACCEPTED_FRAME_VT_DEF \
	hpc_mpc8540_TSEC2_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_2_VT_DEF \
	hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_1_4_VT_DEF \
	hpc_mpc8540_TSEC2_RECEIVE_FIFO_ABOVE_3_4_VT_DEF \
	hpc_mpc8540_TSEC2_RECEIVE_FIFO_DATA_VALID_VT_DEF \
	hpc_mpc8540_TSEC2_REJECTED_FRAMES_VT_DEF \
	hpc_mpc8540_TSEC2_RXBD_READS_VT_DEF \
	hpc_mpc8540_TSEC2_RXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_RXBD_WRITES_VT_DEF \
	hpc_mpc8540_TSEC2_RXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_RX_FRAME_INTERRUPTS_VT_DEF \
	hpc_mpc8540_TSEC2_RX_FRAME_PROCESSING_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_TRANSMIT_FRAMES_WITHOUT_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_TXBD_READ_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_TXBD_WRITE_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_TX_DATA_READ_LATENCY_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8540_TSEC2_TX_FRAME_INTERRUPTS_VT_DEF \
	hpc_mpc8540_UART0_BAUD_RATE_VT_DEF \
	hpc_mpc8540_UART1_BAUD_RATE_VT_DEF \
	hpc_mpc8540_WATCHPOINT_MONITOR_HITS_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
