{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570484611636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570484611662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 21:43:31 2019 " "Processing started: Mon Oct  7 21:43:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570484611662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570484611662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog bcd_timer_2019_2 -c top_timer_de2_115 --vector_source=/home/suyan.m/dlp2/Dlp2_codes/A2_2019_2_restored/Waveform.vwf --testbench_file=/home/suyan.m/dlp2/Dlp2_codes/A2_2019_2_restored/simulation/modelsim/Waveform.vwf.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog bcd_timer_2019_2 -c top_timer_de2_115 --vector_source=/home/suyan.m/dlp2/Dlp2_codes/A2_2019_2_restored/Waveform.vwf --testbench_file=/home/suyan.m/dlp2/Dlp2_codes/A2_2019_2_restored/simulation/modelsim/Waveform.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570484611663 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_timer_de2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_timer_de2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570484612053 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "/home/suyan.m/dlp2/Dlp2_codes/A2_2019_2_restored/simulation/modelsim/Waveform.vwf.vt " "Generated Verilog Test Bench File /home/suyan.m/dlp2/Dlp2_codes/A2_2019_2_restored/simulation/modelsim/Waveform.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1570484612608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570484613173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  7 21:43:33 2019 " "Processing ended: Mon Oct  7 21:43:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570484613173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570484613173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570484613173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570484613173 ""}
