<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="teste1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/teste1_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/teste1_synthesis.vhd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="simulteste1.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulteste1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simulteste1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulteste1_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="teste1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="teste1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="teste1.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="teste1.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="teste1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="teste1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="teste1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="teste1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="teste1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="teste1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="teste1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="teste1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teste1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="teste1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="teste1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="teste1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="teste1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="teste1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="teste1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="teste1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="teste1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="teste1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="teste1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="teste1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="teste1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="teste1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="teste1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="teste1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="teste1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="teste1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="teste1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="teste1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="teste1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="teste1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="teste1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="teste1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="teste1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1565727144" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="5023710726564939689" xil_pn:start_ts="1565727142">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1565639566" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1565639566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565812034" xil_pn:in_ck="8255645277825231350" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1565812034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simulteste1.vhd"/>
      <outfile xil_pn:name="teste1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1565726791" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6785325050928959286" xil_pn:start_ts="1565726791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565726791" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3560803542238993940" xil_pn:start_ts="1565726791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565639566" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7265384451547551327" xil_pn:start_ts="1565639566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565812034" xil_pn:in_ck="8255645277825231350" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1565812034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simulteste1.vhd"/>
      <outfile xil_pn:name="teste1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1565812037" xil_pn:in_ck="8255645277825231350" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4948372564745779876" xil_pn:start_ts="1565812034">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565811966" xil_pn:in_ck="-8101979925065153905" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3505041044177961335" xil_pn:start_ts="1565811966">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="simulteste1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6882843017061057161" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7265384451547551327" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2412976593256264039" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727232" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8980412850760792087" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727245" xil_pn:in_ck="5530834404865606" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4697351357289654438" xil_pn:start_ts="1565727232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="teste1.lso"/>
      <outfile xil_pn:name="teste1.ngc"/>
      <outfile xil_pn:name="teste1.ngr"/>
      <outfile xil_pn:name="teste1.prj"/>
      <outfile xil_pn:name="teste1.stx"/>
      <outfile xil_pn:name="teste1.syr"/>
      <outfile xil_pn:name="teste1.xst"/>
      <outfile xil_pn:name="teste1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1565727245" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3032028173601526958" xil_pn:start_ts="1565727245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565727255" xil_pn:in_ck="5530834404856860" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2894556320834296614" xil_pn:start_ts="1565727245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="teste1.bld"/>
      <outfile xil_pn:name="teste1.ngd"/>
      <outfile xil_pn:name="teste1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1565727280" xil_pn:in_ck="5530834404856861" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1565727255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="teste1.pcf"/>
      <outfile xil_pn:name="teste1_map.map"/>
      <outfile xil_pn:name="teste1_map.mrp"/>
      <outfile xil_pn:name="teste1_map.ncd"/>
      <outfile xil_pn:name="teste1_map.ngm"/>
      <outfile xil_pn:name="teste1_map.xrpt"/>
      <outfile xil_pn:name="teste1_summary.xml"/>
      <outfile xil_pn:name="teste1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1565727316" xil_pn:in_ck="-7908219911553488458" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1565727280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="teste1.ncd"/>
      <outfile xil_pn:name="teste1.pad"/>
      <outfile xil_pn:name="teste1.par"/>
      <outfile xil_pn:name="teste1.ptwx"/>
      <outfile xil_pn:name="teste1.unroutes"/>
      <outfile xil_pn:name="teste1.xpi"/>
      <outfile xil_pn:name="teste1_pad.csv"/>
      <outfile xil_pn:name="teste1_pad.txt"/>
      <outfile xil_pn:name="teste1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1565727327" xil_pn:in_ck="5530834404856729" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1565727316">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="teste1.bgn"/>
      <outfile xil_pn:name="teste1.ut"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1565727316" xil_pn:in_ck="5530834404856729" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1565727301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="teste1.twr"/>
      <outfile xil_pn:name="teste1.twx"/>
    </transform>
    <transform xil_pn:end_ts="1565640373" xil_pn:in_ck="5530834404856860" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-300913952355492280" xil_pn:start_ts="1565640370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/teste1_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/teste1_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
