<stg><name>dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5></name>


<trans_list>

<trans id="128" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split9.0:6 %p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="8">
<![CDATA[
.split9.0:8 %zext_ln717 = zext i8 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9.0:9 %mul_ln717 = mul i12 %zext_ln717, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split9.0:4 %p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9.0:9 %mul_ln717 = mul i12 %zext_ln717, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="8">
<![CDATA[
.split9.0:26 %zext_ln1171_10 = zext i8 %p_read_12

]]></Node>
<StgValue><ssdm name="zext_ln1171_10"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:27 %mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split9.0:3 %p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9.0:9 %mul_ln717 = mul i12 %zext_ln717, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:27 %mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="8">
<![CDATA[
.split9.0:37 %zext_ln1171_13 = zext i8 %p_read_11

]]></Node>
<StgValue><ssdm name="zext_ln1171_13"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:41 %mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="8">
<![CDATA[
.split9.0:7 %zext_ln1171 = zext i8 %p_read_13

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9.0:9 %mul_ln717 = mul i12 %zext_ln717, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:12 %mul_ln1171 = mul i14 %zext_ln1171, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:27 %mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:41 %mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split9.0:5 %p_read111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read111"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9.0:9 %mul_ln717 = mul i12 %zext_ln717, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:10 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:12 %mul_ln1171 = mul i14 %zext_ln1171, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="8">
<![CDATA[
.split9.0:15 %zext_ln1171_6 = zext i8 %p_read111

]]></Node>
<StgValue><ssdm name="zext_ln1171_6"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:23 %mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:27 %mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:41 %mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:12 %mul_ln1171 = mul i14 %zext_ln1171, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:23 %mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:27 %mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:28 %trunc_ln1171_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_2, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln1171_1"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="8">
<![CDATA[
.split9.0:36 %r_V_3 = zext i8 %p_read_11

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:38 %mul_ln1171_3 = mul i16 %r_V_3, i16 65437

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:41 %mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split9.0:2 %p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="9">
<![CDATA[
.split9.0:11 %zext_ln717_1 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln717_1"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:12 %mul_ln1171 = mul i14 %zext_ln1171, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split9.0:16 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read111, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="14">
<![CDATA[
.split9.0:17 %zext_ln1171_7 = zext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1171_7"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split9.0:18 %shl_ln1171_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read111, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_5"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="10">
<![CDATA[
.split9.0:19 %zext_ln1171_8 = zext i10 %shl_ln1171_5

]]></Node>
<StgValue><ssdm name="zext_ln1171_8"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:20 %add_ln1171 = add i15 %zext_ln1171_7, i15 %zext_ln1171_8

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:21 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="12">
<![CDATA[
.split9.0:22 %zext_ln1171_9 = zext i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln1171_9"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:23 %mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:38 %mul_ln1171_3 = mul i16 %r_V_3, i16 65437

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:41 %mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:42 %lshr_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_4, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln717_s"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
.split9.0:44 %r_V_4 = zext i8 %p_read_10

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="8">
<![CDATA[
.split9.0:45 %zext_ln1171_14 = zext i8 %p_read_10

]]></Node>
<StgValue><ssdm name="zext_ln1171_14"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:46 %mul_ln1171_5 = mul i16 %r_V_4, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split9.0:49 %shl_ln1171_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_10, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_8"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="13">
<![CDATA[
.split9.0:50 %zext_ln1171_15 = zext i13 %shl_ln1171_8

]]></Node>
<StgValue><ssdm name="zext_ln1171_15"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:51 %sub_ln1171_1 = sub i14 0, i14 %zext_ln1171_15

]]></Node>
<StgValue><ssdm name="sub_ln1171_1"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="14">
<![CDATA[
.split9.0:52 %sext_ln1171_4 = sext i14 %sub_ln1171_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:53 %sub_ln1171_2 = sub i15 %sext_ln1171_4, i15 %zext_ln1171_14

]]></Node>
<StgValue><ssdm name="sub_ln1171_2"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:54 %trunc_ln717_3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_2, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9.0:58 %add_ln712_2 = add i12 %zext_ln717_1, i12 %trunc_ln1171_1

]]></Node>
<StgValue><ssdm name="add_ln712_2"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="12">
<![CDATA[
.split9.0:59 %zext_ln712 = zext i12 %add_ln712_2

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split9.0:60 %add_ln712_3 = add i13 %zext_ln712, i13 %zext_ln1171_9

]]></Node>
<StgValue><ssdm name="add_ln712_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:12 %mul_ln1171 = mul i14 %zext_ln1171, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:13 %lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln717_8"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:23 %mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split9.0:29 %shl_ln1171_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_6"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="13">
<![CDATA[
.split9.0:30 %zext_ln1171_11 = zext i13 %shl_ln1171_6

]]></Node>
<StgValue><ssdm name="zext_ln1171_11"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split9.0:31 %shl_ln1171_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_7"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="11">
<![CDATA[
.split9.0:32 %zext_ln1171_12 = zext i11 %shl_ln1171_7

]]></Node>
<StgValue><ssdm name="zext_ln1171_12"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:33 %sub_ln1171 = sub i14 %zext_ln1171_12, i14 %zext_ln1171_11

]]></Node>
<StgValue><ssdm name="sub_ln1171"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:34 %trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="11">
<![CDATA[
.split9.0:35 %trunc_ln717_cast = sext i11 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="trunc_ln717_cast"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:38 %mul_ln1171_3 = mul i16 %r_V_3, i16 65437

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="11">
<![CDATA[
.split9.0:43 %lshr_ln717_cast = zext i11 %lshr_ln717_s

]]></Node>
<StgValue><ssdm name="lshr_ln717_cast"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:46 %mul_ln1171_5 = mul i16 %r_V_4, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="12">
<![CDATA[
.split9.0:55 %sext_ln712 = sext i12 %trunc_ln717_3

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split9.0:66 %add_ln712_6 = add i13 %sext_ln712, i13 %lshr_ln717_cast

]]></Node>
<StgValue><ssdm name="add_ln712_6"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="13">
<![CDATA[
.split9.0:67 %sext_ln712_5 = sext i13 %add_ln712_6

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:68 %add_ln712_7 = add i14 %sext_ln712_5, i14 %trunc_ln717_cast

]]></Node>
<StgValue><ssdm name="add_ln712_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:23 %mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:24 %trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_1, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:38 %mul_ln1171_3 = mul i16 %r_V_3, i16 65437

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:46 %mul_ln1171_5 = mul i16 %r_V_4, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="11">
<![CDATA[
.split9.0:14 %zext_ln1171_16 = zext i11 %lshr_ln717_8

]]></Node>
<StgValue><ssdm name="zext_ln1171_16"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="12">
<![CDATA[
.split9.0:25 %sext_ln1171_5 = sext i12 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:38 %mul_ln1171_3 = mul i16 %r_V_3, i16 65437

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:39 %trunc_ln717_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_3, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:46 %mul_ln1171_5 = mul i16 %r_V_4, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split9.0:64 %add_ln712_5 = add i13 %sext_ln1171_5, i13 %zext_ln1171_16

]]></Node>
<StgValue><ssdm name="add_ln712_5"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="13">
<![CDATA[
.split9.0:65 %sext_ln712_4 = sext i13 %add_ln712_5

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="14">
<![CDATA[
.split9.0:69 %sext_ln712_6 = sext i14 %add_ln712_7

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:70 %add_ln712_8 = add i15 %sext_ln712_6, i15 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln712_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:46 %mul_ln1171_5 = mul i16 %r_V_4, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:47 %trunc_ln717_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_5, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9.0:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split9.0:1 %specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln31"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="13">
<![CDATA[
.split9.0:40 %sext_ln1171 = sext i13 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="13">
<![CDATA[
.split9.0:48 %sext_ln1171_3 = sext i13 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:56 %add_ln712 = add i14 %sext_ln1171, i14 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="14">
<![CDATA[
.split9.0:57 %sext_ln712_2 = sext i14 %add_ln712

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="13">
<![CDATA[
.split9.0:61 %zext_ln712_1 = zext i13 %add_ln712_3

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:62 %add_ln712_4 = add i15 %zext_ln712_1, i15 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="add_ln712_4"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="15">
<![CDATA[
.split9.0:63 %sext_ln712_3 = sext i15 %add_ln712_4

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="15">
<![CDATA[
.split9.0:71 %add_ln712_8_cast = sext i15 %add_ln712_8

]]></Node>
<StgValue><ssdm name="add_ln712_8_cast"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
.split9.0:72 %newret = insertvalue i32 <undef>, i16 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
.split9.0:73 %newret2 = insertvalue i32 %newret, i16 %add_ln712_8_cast

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
.split9.0:74 %ret_ln712 = ret i32 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln712"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
