// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel,hls_ip_2014_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.920000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=6,HLS_SYN_DSP=15,HLS_SYN_FF=2361,HLS_SYN_LUT=3577}" *)

module sobel (
        INPUT_STREAM_TDATA,
        INPUT_STREAM_TKEEP,
        INPUT_STREAM_TSTRB,
        INPUT_STREAM_TUSER,
        INPUT_STREAM_TLAST,
        INPUT_STREAM_TID,
        INPUT_STREAM_TDEST,
        OUTPUT_STREAM_TDATA,
        OUTPUT_STREAM_TKEEP,
        OUTPUT_STREAM_TSTRB,
        OUTPUT_STREAM_TUSER,
        OUTPUT_STREAM_TLAST,
        OUTPUT_STREAM_TID,
        OUTPUT_STREAM_TDEST,
        rows,
        cols,
        ap_clk,
        ap_rst_n,
        ap_start,
        INPUT_STREAM_TVALID,
        INPUT_STREAM_TREADY,
        OUTPUT_STREAM_TVALID,
        OUTPUT_STREAM_TREADY,
        ap_done,
        ap_idle,
        ap_ready
);

parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_logic_1 = 1'b1;

input  [31:0] INPUT_STREAM_TDATA;
input  [3:0] INPUT_STREAM_TKEEP;
input  [3:0] INPUT_STREAM_TSTRB;
input  [0:0] INPUT_STREAM_TUSER;
input  [0:0] INPUT_STREAM_TLAST;
input  [0:0] INPUT_STREAM_TID;
input  [0:0] INPUT_STREAM_TDEST;
output  [31:0] OUTPUT_STREAM_TDATA;
output  [3:0] OUTPUT_STREAM_TKEEP;
output  [3:0] OUTPUT_STREAM_TSTRB;
output  [0:0] OUTPUT_STREAM_TUSER;
output  [0:0] OUTPUT_STREAM_TLAST;
output  [0:0] OUTPUT_STREAM_TID;
output  [0:0] OUTPUT_STREAM_TDEST;
input  [31:0] rows;
input  [31:0] cols;
input   ap_clk;
input   ap_rst_n;
input   ap_start;
input   INPUT_STREAM_TVALID;
output   INPUT_STREAM_TREADY;
output   OUTPUT_STREAM_TVALID;
input   OUTPUT_STREAM_TREADY;
output   ap_done;
output   ap_idle;
output   ap_ready;

reg ap_idle;
reg    ap_rst_n_inv;
wire    sobel_Block_proc_U0_ap_start;
wire    sobel_Block_proc_U0_ap_done;
reg    sobel_Block_proc_U0_ap_continue;
wire    sobel_Block_proc_U0_ap_idle;
wire    sobel_Block_proc_U0_ap_ready;
wire   [31:0] sobel_Block_proc_U0_rows;
wire   [31:0] sobel_Block_proc_U0_cols;
wire   [11:0] sobel_Block_proc_U0_ap_return_0;
wire   [11:0] sobel_Block_proc_U0_ap_return_1;
wire   [11:0] sobel_Block_proc_U0_ap_return_2;
wire   [11:0] sobel_Block_proc_U0_ap_return_3;
wire   [11:0] sobel_Block_proc_U0_ap_return_4;
wire   [11:0] sobel_Block_proc_U0_ap_return_5;
wire   [11:0] sobel_Block_proc_U0_ap_return_6;
wire   [11:0] sobel_Block_proc_U0_ap_return_7;
wire   [11:0] sobel_Block_proc_U0_ap_return_8;
wire   [11:0] sobel_Block_proc_U0_ap_return_9;
wire   [11:0] sobel_Block_proc_U0_ap_return_10;
wire   [11:0] sobel_Block_proc_U0_ap_return_11;
wire   [11:0] sobel_Block_proc_U0_ap_return_12;
wire   [11:0] sobel_Block_proc_U0_ap_return_13;
wire   [11:0] sobel_Block_proc_U0_ap_return_14;
wire   [11:0] sobel_Block_proc_U0_ap_return_15;
wire   [11:0] sobel_Block_proc_U0_ap_return_16;
wire   [11:0] sobel_Block_proc_U0_ap_return_17;
wire   [11:0] sobel_Block_proc_U0_ap_return_18;
wire   [11:0] sobel_Block_proc_U0_ap_return_19;
wire   [11:0] sobel_Block_proc_U0_ap_return_20;
wire   [11:0] sobel_Block_proc_U0_ap_return_21;
wire   [11:0] sobel_Block_proc_U0_ap_return_22;
wire   [11:0] sobel_Block_proc_U0_ap_return_23;
reg    ap_chn_write_sobel_Block_proc_U0_img_2_rows_V_channel;
wire    img_2_rows_V_channel_full_n;
reg    ap_reg_ready_img_2_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_2_rows_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel;
wire    img_0_rows_V_channel_full_n;
reg    ap_reg_ready_img_0_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_0_rows_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel1;
wire    img_0_rows_V_channel1_full_n;
reg    ap_reg_ready_img_0_rows_V_channel1_full_n = 1'b0;
reg    ap_sig_ready_img_0_rows_V_channel1_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel;
wire    img_0_cols_V_channel_full_n;
reg    ap_reg_ready_img_0_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_0_cols_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel1;
wire    img_0_cols_V_channel1_full_n;
reg    ap_reg_ready_img_0_cols_V_channel1_full_n = 1'b0;
reg    ap_sig_ready_img_0_cols_V_channel1_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_1_rows_V;
wire    img_1_rows_V_full_n;
reg    ap_reg_ready_img_1_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_1_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_1_cols_V;
wire    img_1_cols_V_full_n;
reg    ap_reg_ready_img_1_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_1_cols_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_2_cols_V_channel;
wire    img_2_cols_V_channel_full_n;
reg    ap_reg_ready_img_2_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_2_cols_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_2_rows_V;
wire    img_2_rows_V_full_n;
reg    ap_reg_ready_img_2_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_2_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_2_cols_V;
wire    img_2_cols_V_full_n;
reg    ap_reg_ready_img_2_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_2_cols_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_3_rows_V;
wire    img_3_rows_V_full_n;
reg    ap_reg_ready_img_3_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_3_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_3_rows_V_channel;
wire    img_3_rows_V_channel_full_n;
reg    ap_reg_ready_img_3_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_3_rows_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_3_cols_V;
wire    img_3_cols_V_full_n;
reg    ap_reg_ready_img_3_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_3_cols_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_3_cols_V_channel;
wire    img_3_cols_V_channel_full_n;
reg    ap_reg_ready_img_3_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_3_cols_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_6_cols_V;
wire    img_6_cols_V_full_n;
reg    ap_reg_ready_img_6_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_6_cols_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_4_rows_V;
wire    img_4_rows_V_full_n;
reg    ap_reg_ready_img_4_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_4_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_4_cols_V;
wire    img_4_cols_V_full_n;
reg    ap_reg_ready_img_4_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_4_cols_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_5_rows_V;
wire    img_5_rows_V_full_n;
reg    ap_reg_ready_img_5_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_5_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_5_cols_V;
wire    img_5_cols_V_full_n;
reg    ap_reg_ready_img_5_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_5_cols_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_6_rows_V;
wire    img_6_rows_V_full_n;
reg    ap_reg_ready_img_6_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_6_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_6_rows_V_channel;
wire    img_6_rows_V_channel_full_n;
reg    ap_reg_ready_img_6_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_6_rows_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_6_cols_V_channel;
wire    img_6_cols_V_channel_full_n;
reg    ap_reg_ready_img_6_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_6_cols_V_channel_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_7_rows_V;
wire    img_7_rows_V_full_n;
reg    ap_reg_ready_img_7_rows_V_full_n = 1'b0;
reg    ap_sig_ready_img_7_rows_V_full_n;
reg    ap_chn_write_sobel_Block_proc_U0_img_7_cols_V;
wire    img_7_cols_V_full_n;
reg    ap_reg_ready_img_7_cols_V_full_n = 1'b0;
reg    ap_sig_ready_img_7_cols_V_full_n;
wire    sobel_AXIvideo2Mat_U0_ap_start;
wire    sobel_AXIvideo2Mat_U0_ap_done;
wire    sobel_AXIvideo2Mat_U0_ap_continue;
wire    sobel_AXIvideo2Mat_U0_ap_idle;
wire    sobel_AXIvideo2Mat_U0_ap_ready;
wire   [31:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TDATA;
wire    sobel_AXIvideo2Mat_U0_INPUT_STREAM_TVALID;
wire    sobel_AXIvideo2Mat_U0_INPUT_STREAM_TREADY;
wire   [3:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TKEEP;
wire   [3:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TSTRB;
wire   [0:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TUSER;
wire   [0:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TLAST;
wire   [0:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TID;
wire   [0:0] sobel_AXIvideo2Mat_U0_INPUT_STREAM_TDEST;
wire   [11:0] sobel_AXIvideo2Mat_U0_img_rows_V_read;
wire   [11:0] sobel_AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] sobel_AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    sobel_AXIvideo2Mat_U0_img_data_stream_0_V_full_n;
wire    sobel_AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] sobel_AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    sobel_AXIvideo2Mat_U0_img_data_stream_1_V_full_n;
wire    sobel_AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] sobel_AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    sobel_AXIvideo2Mat_U0_img_data_stream_2_V_full_n;
wire    sobel_AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire    sobel_CvtColor_U0_ap_start;
wire    sobel_CvtColor_U0_ap_done;
wire    sobel_CvtColor_U0_ap_continue;
wire    sobel_CvtColor_U0_ap_idle;
wire    sobel_CvtColor_U0_ap_ready;
wire   [11:0] sobel_CvtColor_U0_p_src_rows_V_read;
wire   [11:0] sobel_CvtColor_U0_p_src_cols_V_read;
wire   [7:0] sobel_CvtColor_U0_p_src_data_stream_0_V_dout;
wire    sobel_CvtColor_U0_p_src_data_stream_0_V_empty_n;
wire    sobel_CvtColor_U0_p_src_data_stream_0_V_read;
wire   [7:0] sobel_CvtColor_U0_p_src_data_stream_1_V_dout;
wire    sobel_CvtColor_U0_p_src_data_stream_1_V_empty_n;
wire    sobel_CvtColor_U0_p_src_data_stream_1_V_read;
wire   [7:0] sobel_CvtColor_U0_p_src_data_stream_2_V_dout;
wire    sobel_CvtColor_U0_p_src_data_stream_2_V_empty_n;
wire    sobel_CvtColor_U0_p_src_data_stream_2_V_read;
wire   [7:0] sobel_CvtColor_U0_p_dst_data_stream_V_din;
wire    sobel_CvtColor_U0_p_dst_data_stream_V_full_n;
wire    sobel_CvtColor_U0_p_dst_data_stream_V_write;
wire    sobel_Duplicate_720_1280_0_0_U0_ap_start;
wire    sobel_Duplicate_720_1280_0_0_U0_ap_done;
wire    sobel_Duplicate_720_1280_0_0_U0_ap_continue;
wire    sobel_Duplicate_720_1280_0_0_U0_ap_idle;
wire    sobel_Duplicate_720_1280_0_0_U0_ap_ready;
wire   [11:0] sobel_Duplicate_720_1280_0_0_U0_src_rows_V_read;
wire   [11:0] sobel_Duplicate_720_1280_0_0_U0_src_cols_V_read;
wire   [7:0] sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_dout;
wire    sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_empty_n;
wire    sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_read;
wire   [11:0] sobel_Duplicate_720_1280_0_0_U0_dst1_rows_V_read;
wire   [11:0] sobel_Duplicate_720_1280_0_0_U0_dst1_cols_V_read;
wire   [7:0] sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_din;
wire    sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_full_n;
wire    sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_write;
wire   [11:0] sobel_Duplicate_720_1280_0_0_U0_dst2_rows_V_read;
wire   [11:0] sobel_Duplicate_720_1280_0_0_U0_dst2_cols_V_read;
wire   [7:0] sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_din;
wire    sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_full_n;
wire    sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_write;
wire    sobel_Sobel_U0_ap_start;
wire    sobel_Sobel_U0_ap_done;
wire    sobel_Sobel_U0_ap_continue;
wire    sobel_Sobel_U0_ap_idle;
wire    sobel_Sobel_U0_ap_ready;
wire   [11:0] sobel_Sobel_U0_p_src_rows_V_read;
wire   [11:0] sobel_Sobel_U0_p_src_cols_V_read;
wire   [7:0] sobel_Sobel_U0_p_src_data_stream_V_dout;
wire    sobel_Sobel_U0_p_src_data_stream_V_empty_n;
wire    sobel_Sobel_U0_p_src_data_stream_V_read;
wire   [7:0] sobel_Sobel_U0_p_dst_data_stream_V_din;
wire    sobel_Sobel_U0_p_dst_data_stream_V_full_n;
wire    sobel_Sobel_U0_p_dst_data_stream_V_write;
wire    sobel_Sobel_1_U0_ap_start;
wire    sobel_Sobel_1_U0_ap_done;
wire    sobel_Sobel_1_U0_ap_continue;
wire    sobel_Sobel_1_U0_ap_idle;
wire    sobel_Sobel_1_U0_ap_ready;
wire   [11:0] sobel_Sobel_1_U0_p_src_rows_V_read;
wire   [11:0] sobel_Sobel_1_U0_p_src_cols_V_read;
wire   [7:0] sobel_Sobel_1_U0_p_src_data_stream_V_dout;
wire    sobel_Sobel_1_U0_p_src_data_stream_V_empty_n;
wire    sobel_Sobel_1_U0_p_src_data_stream_V_read;
wire   [7:0] sobel_Sobel_1_U0_p_dst_data_stream_V_din;
wire    sobel_Sobel_1_U0_p_dst_data_stream_V_full_n;
wire    sobel_Sobel_1_U0_p_dst_data_stream_V_write;
wire    sobel_AddWeighted_U0_ap_start;
wire    sobel_AddWeighted_U0_ap_done;
wire    sobel_AddWeighted_U0_ap_continue;
wire    sobel_AddWeighted_U0_ap_idle;
wire    sobel_AddWeighted_U0_ap_ready;
wire   [11:0] sobel_AddWeighted_U0_src1_rows_V_read;
wire   [11:0] sobel_AddWeighted_U0_src1_cols_V_read;
wire   [7:0] sobel_AddWeighted_U0_src1_data_stream_V_dout;
wire    sobel_AddWeighted_U0_src1_data_stream_V_empty_n;
wire    sobel_AddWeighted_U0_src1_data_stream_V_read;
wire   [11:0] sobel_AddWeighted_U0_src2_rows_V_read;
wire   [11:0] sobel_AddWeighted_U0_src2_cols_V_read;
wire   [7:0] sobel_AddWeighted_U0_src2_data_stream_V_dout;
wire    sobel_AddWeighted_U0_src2_data_stream_V_empty_n;
wire    sobel_AddWeighted_U0_src2_data_stream_V_read;
wire   [11:0] sobel_AddWeighted_U0_dst_rows_V_read;
wire   [11:0] sobel_AddWeighted_U0_dst_cols_V_read;
wire   [7:0] sobel_AddWeighted_U0_dst_data_stream_V_din;
wire    sobel_AddWeighted_U0_dst_data_stream_V_full_n;
wire    sobel_AddWeighted_U0_dst_data_stream_V_write;
wire    sobel_CvtColor_1_U0_ap_start;
wire    sobel_CvtColor_1_U0_ap_done;
wire    sobel_CvtColor_1_U0_ap_continue;
wire    sobel_CvtColor_1_U0_ap_idle;
wire    sobel_CvtColor_1_U0_ap_ready;
wire   [11:0] sobel_CvtColor_1_U0_p_src_rows_V_read;
wire   [11:0] sobel_CvtColor_1_U0_p_src_cols_V_read;
wire   [7:0] sobel_CvtColor_1_U0_p_src_data_stream_V_dout;
wire    sobel_CvtColor_1_U0_p_src_data_stream_V_empty_n;
wire    sobel_CvtColor_1_U0_p_src_data_stream_V_read;
wire   [7:0] sobel_CvtColor_1_U0_p_dst_data_stream_0_V_din;
wire    sobel_CvtColor_1_U0_p_dst_data_stream_0_V_full_n;
wire    sobel_CvtColor_1_U0_p_dst_data_stream_0_V_write;
wire   [7:0] sobel_CvtColor_1_U0_p_dst_data_stream_1_V_din;
wire    sobel_CvtColor_1_U0_p_dst_data_stream_1_V_full_n;
wire    sobel_CvtColor_1_U0_p_dst_data_stream_1_V_write;
wire   [7:0] sobel_CvtColor_1_U0_p_dst_data_stream_2_V_din;
wire    sobel_CvtColor_1_U0_p_dst_data_stream_2_V_full_n;
wire    sobel_CvtColor_1_U0_p_dst_data_stream_2_V_write;
wire    sobel_Mat2AXIvideo_U0_ap_start;
wire    sobel_Mat2AXIvideo_U0_ap_done;
wire    sobel_Mat2AXIvideo_U0_ap_continue;
wire    sobel_Mat2AXIvideo_U0_ap_idle;
wire    sobel_Mat2AXIvideo_U0_ap_ready;
wire   [11:0] sobel_Mat2AXIvideo_U0_img_rows_V_read;
wire   [11:0] sobel_Mat2AXIvideo_U0_img_cols_V_read;
wire   [7:0] sobel_Mat2AXIvideo_U0_img_data_stream_0_V_dout;
wire    sobel_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n;
wire    sobel_Mat2AXIvideo_U0_img_data_stream_0_V_read;
wire   [7:0] sobel_Mat2AXIvideo_U0_img_data_stream_1_V_dout;
wire    sobel_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n;
wire    sobel_Mat2AXIvideo_U0_img_data_stream_1_V_read;
wire   [7:0] sobel_Mat2AXIvideo_U0_img_data_stream_2_V_dout;
wire    sobel_Mat2AXIvideo_U0_img_data_stream_2_V_empty_n;
wire    sobel_Mat2AXIvideo_U0_img_data_stream_2_V_read;
wire   [31:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TDATA;
wire    sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TVALID;
wire    sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TREADY;
wire   [3:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TKEEP;
wire   [3:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TSTRB;
wire   [0:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TUSER;
wire   [0:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TLAST;
wire   [0:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TID;
wire   [0:0] sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TDEST;
wire    ap_sig_hs_continue;
wire    img_0_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_0_rows_V_channel_din;
wire    img_0_rows_V_channel_write;
wire   [11:0] img_0_rows_V_channel_dout;
wire    img_0_rows_V_channel_empty_n;
wire    img_0_rows_V_channel_read;
wire    img_0_rows_V_channel1_U_ap_dummy_ce;
wire   [11:0] img_0_rows_V_channel1_din;
wire    img_0_rows_V_channel1_write;
wire   [11:0] img_0_rows_V_channel1_dout;
wire    img_0_rows_V_channel1_empty_n;
wire    img_0_rows_V_channel1_read;
wire    img_0_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_0_cols_V_channel_din;
wire    img_0_cols_V_channel_write;
wire   [11:0] img_0_cols_V_channel_dout;
wire    img_0_cols_V_channel_empty_n;
wire    img_0_cols_V_channel_read;
wire    img_0_cols_V_channel1_U_ap_dummy_ce;
wire   [11:0] img_0_cols_V_channel1_din;
wire    img_0_cols_V_channel1_write;
wire   [11:0] img_0_cols_V_channel1_dout;
wire    img_0_cols_V_channel1_empty_n;
wire    img_0_cols_V_channel1_read;
wire    img_1_rows_V_U_ap_dummy_ce;
wire   [11:0] img_1_rows_V_din;
wire    img_1_rows_V_write;
wire   [11:0] img_1_rows_V_dout;
wire    img_1_rows_V_empty_n;
wire    img_1_rows_V_read;
wire    img_1_cols_V_U_ap_dummy_ce;
wire   [11:0] img_1_cols_V_din;
wire    img_1_cols_V_write;
wire   [11:0] img_1_cols_V_dout;
wire    img_1_cols_V_empty_n;
wire    img_1_cols_V_read;
wire    img_2_rows_V_U_ap_dummy_ce;
wire   [11:0] img_2_rows_V_din;
wire    img_2_rows_V_write;
wire   [11:0] img_2_rows_V_dout;
wire    img_2_rows_V_empty_n;
wire    img_2_rows_V_read;
wire    img_2_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_2_rows_V_channel_din;
wire    img_2_rows_V_channel_write;
wire   [11:0] img_2_rows_V_channel_dout;
wire    img_2_rows_V_channel_empty_n;
wire    img_2_rows_V_channel_read;
wire    img_2_cols_V_U_ap_dummy_ce;
wire   [11:0] img_2_cols_V_din;
wire    img_2_cols_V_write;
wire   [11:0] img_2_cols_V_dout;
wire    img_2_cols_V_empty_n;
wire    img_2_cols_V_read;
wire    img_2_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_2_cols_V_channel_din;
wire    img_2_cols_V_channel_write;
wire   [11:0] img_2_cols_V_channel_dout;
wire    img_2_cols_V_channel_empty_n;
wire    img_2_cols_V_channel_read;
wire    img_3_rows_V_U_ap_dummy_ce;
wire   [11:0] img_3_rows_V_din;
wire    img_3_rows_V_write;
wire   [11:0] img_3_rows_V_dout;
wire    img_3_rows_V_empty_n;
wire    img_3_rows_V_read;
wire    img_3_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_3_rows_V_channel_din;
wire    img_3_rows_V_channel_write;
wire   [11:0] img_3_rows_V_channel_dout;
wire    img_3_rows_V_channel_empty_n;
wire    img_3_rows_V_channel_read;
wire    img_3_cols_V_U_ap_dummy_ce;
wire   [11:0] img_3_cols_V_din;
wire    img_3_cols_V_write;
wire   [11:0] img_3_cols_V_dout;
wire    img_3_cols_V_empty_n;
wire    img_3_cols_V_read;
wire    img_3_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_3_cols_V_channel_din;
wire    img_3_cols_V_channel_write;
wire   [11:0] img_3_cols_V_channel_dout;
wire    img_3_cols_V_channel_empty_n;
wire    img_3_cols_V_channel_read;
wire    img_4_rows_V_U_ap_dummy_ce;
wire   [11:0] img_4_rows_V_din;
wire    img_4_rows_V_write;
wire   [11:0] img_4_rows_V_dout;
wire    img_4_rows_V_empty_n;
wire    img_4_rows_V_read;
wire    img_4_cols_V_U_ap_dummy_ce;
wire   [11:0] img_4_cols_V_din;
wire    img_4_cols_V_write;
wire   [11:0] img_4_cols_V_dout;
wire    img_4_cols_V_empty_n;
wire    img_4_cols_V_read;
wire    img_5_rows_V_U_ap_dummy_ce;
wire   [11:0] img_5_rows_V_din;
wire    img_5_rows_V_write;
wire   [11:0] img_5_rows_V_dout;
wire    img_5_rows_V_empty_n;
wire    img_5_rows_V_read;
wire    img_5_cols_V_U_ap_dummy_ce;
wire   [11:0] img_5_cols_V_din;
wire    img_5_cols_V_write;
wire   [11:0] img_5_cols_V_dout;
wire    img_5_cols_V_empty_n;
wire    img_5_cols_V_read;
wire    img_6_rows_V_U_ap_dummy_ce;
wire   [11:0] img_6_rows_V_din;
wire    img_6_rows_V_write;
wire   [11:0] img_6_rows_V_dout;
wire    img_6_rows_V_empty_n;
wire    img_6_rows_V_read;
wire    img_6_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_6_rows_V_channel_din;
wire    img_6_rows_V_channel_write;
wire   [11:0] img_6_rows_V_channel_dout;
wire    img_6_rows_V_channel_empty_n;
wire    img_6_rows_V_channel_read;
wire    img_6_cols_V_U_ap_dummy_ce;
wire   [11:0] img_6_cols_V_din;
wire    img_6_cols_V_write;
wire   [11:0] img_6_cols_V_dout;
wire    img_6_cols_V_empty_n;
wire    img_6_cols_V_read;
wire    img_6_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_6_cols_V_channel_din;
wire    img_6_cols_V_channel_write;
wire   [11:0] img_6_cols_V_channel_dout;
wire    img_6_cols_V_channel_empty_n;
wire    img_6_cols_V_channel_read;
wire    img_7_rows_V_U_ap_dummy_ce;
wire   [11:0] img_7_rows_V_din;
wire    img_7_rows_V_write;
wire   [11:0] img_7_rows_V_dout;
wire    img_7_rows_V_empty_n;
wire    img_7_rows_V_read;
wire    img_7_cols_V_U_ap_dummy_ce;
wire   [11:0] img_7_cols_V_din;
wire    img_7_cols_V_write;
wire   [11:0] img_7_cols_V_dout;
wire    img_7_cols_V_empty_n;
wire    img_7_cols_V_read;
wire    img_0_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_0_data_stream_0_V_din;
wire    img_0_data_stream_0_V_full_n;
wire    img_0_data_stream_0_V_write;
wire   [7:0] img_0_data_stream_0_V_dout;
wire    img_0_data_stream_0_V_empty_n;
wire    img_0_data_stream_0_V_read;
wire    img_0_data_stream_1_V_U_ap_dummy_ce;
wire   [7:0] img_0_data_stream_1_V_din;
wire    img_0_data_stream_1_V_full_n;
wire    img_0_data_stream_1_V_write;
wire   [7:0] img_0_data_stream_1_V_dout;
wire    img_0_data_stream_1_V_empty_n;
wire    img_0_data_stream_1_V_read;
wire    img_0_data_stream_2_V_U_ap_dummy_ce;
wire   [7:0] img_0_data_stream_2_V_din;
wire    img_0_data_stream_2_V_full_n;
wire    img_0_data_stream_2_V_write;
wire   [7:0] img_0_data_stream_2_V_dout;
wire    img_0_data_stream_2_V_empty_n;
wire    img_0_data_stream_2_V_read;
wire    img_1_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_1_data_stream_0_V_din;
wire    img_1_data_stream_0_V_full_n;
wire    img_1_data_stream_0_V_write;
wire   [7:0] img_1_data_stream_0_V_dout;
wire    img_1_data_stream_0_V_empty_n;
wire    img_1_data_stream_0_V_read;
wire    img_2_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_2_data_stream_0_V_din;
wire    img_2_data_stream_0_V_full_n;
wire    img_2_data_stream_0_V_write;
wire   [7:0] img_2_data_stream_0_V_dout;
wire    img_2_data_stream_0_V_empty_n;
wire    img_2_data_stream_0_V_read;
wire    img_3_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_3_data_stream_0_V_din;
wire    img_3_data_stream_0_V_full_n;
wire    img_3_data_stream_0_V_write;
wire   [7:0] img_3_data_stream_0_V_dout;
wire    img_3_data_stream_0_V_empty_n;
wire    img_3_data_stream_0_V_read;
wire    img_4_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_4_data_stream_0_V_din;
wire    img_4_data_stream_0_V_full_n;
wire    img_4_data_stream_0_V_write;
wire   [7:0] img_4_data_stream_0_V_dout;
wire    img_4_data_stream_0_V_empty_n;
wire    img_4_data_stream_0_V_read;
wire    img_5_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_5_data_stream_0_V_din;
wire    img_5_data_stream_0_V_full_n;
wire    img_5_data_stream_0_V_write;
wire   [7:0] img_5_data_stream_0_V_dout;
wire    img_5_data_stream_0_V_empty_n;
wire    img_5_data_stream_0_V_read;
wire    img_6_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_6_data_stream_0_V_din;
wire    img_6_data_stream_0_V_full_n;
wire    img_6_data_stream_0_V_write;
wire   [7:0] img_6_data_stream_0_V_dout;
wire    img_6_data_stream_0_V_empty_n;
wire    img_6_data_stream_0_V_read;
wire    img_7_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_7_data_stream_0_V_din;
wire    img_7_data_stream_0_V_full_n;
wire    img_7_data_stream_0_V_write;
wire   [7:0] img_7_data_stream_0_V_dout;
wire    img_7_data_stream_0_V_empty_n;
wire    img_7_data_stream_0_V_read;
wire    img_7_data_stream_1_V_U_ap_dummy_ce;
wire   [7:0] img_7_data_stream_1_V_din;
wire    img_7_data_stream_1_V_full_n;
wire    img_7_data_stream_1_V_write;
wire   [7:0] img_7_data_stream_1_V_dout;
wire    img_7_data_stream_1_V_empty_n;
wire    img_7_data_stream_1_V_read;
wire    img_7_data_stream_2_V_U_ap_dummy_ce;
wire   [7:0] img_7_data_stream_2_V_din;
wire    img_7_data_stream_2_V_full_n;
wire    img_7_data_stream_2_V_write;
wire   [7:0] img_7_data_stream_2_V_dout;
wire    img_7_data_stream_2_V_empty_n;
wire    img_7_data_stream_2_V_read;
reg    ap_reg_procdone_sobel_Block_proc_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_reg_procdone_sobel_AXIvideo2Mat_U0 = 1'b0;
reg    ap_reg_procdone_sobel_CvtColor_U0 = 1'b0;
reg    ap_reg_procdone_sobel_Duplicate_720_1280_0_0_U0 = 1'b0;
reg    ap_reg_procdone_sobel_Sobel_U0 = 1'b0;
reg    ap_reg_procdone_sobel_Sobel_1_U0 = 1'b0;
reg    ap_reg_procdone_sobel_AddWeighted_U0 = 1'b0;
reg    ap_reg_procdone_sobel_CvtColor_1_U0 = 1'b0;
reg    ap_reg_procdone_sobel_Mat2AXIvideo_U0 = 1'b0;
reg    ap_CS;
wire    ap_sig_top_allready;


sobel_Block_proc sobel_Block_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Block_proc_U0_ap_start ),
    .ap_done( sobel_Block_proc_U0_ap_done ),
    .ap_continue( sobel_Block_proc_U0_ap_continue ),
    .ap_idle( sobel_Block_proc_U0_ap_idle ),
    .ap_ready( sobel_Block_proc_U0_ap_ready ),
    .rows( sobel_Block_proc_U0_rows ),
    .cols( sobel_Block_proc_U0_cols ),
    .ap_return_0( sobel_Block_proc_U0_ap_return_0 ),
    .ap_return_1( sobel_Block_proc_U0_ap_return_1 ),
    .ap_return_2( sobel_Block_proc_U0_ap_return_2 ),
    .ap_return_3( sobel_Block_proc_U0_ap_return_3 ),
    .ap_return_4( sobel_Block_proc_U0_ap_return_4 ),
    .ap_return_5( sobel_Block_proc_U0_ap_return_5 ),
    .ap_return_6( sobel_Block_proc_U0_ap_return_6 ),
    .ap_return_7( sobel_Block_proc_U0_ap_return_7 ),
    .ap_return_8( sobel_Block_proc_U0_ap_return_8 ),
    .ap_return_9( sobel_Block_proc_U0_ap_return_9 ),
    .ap_return_10( sobel_Block_proc_U0_ap_return_10 ),
    .ap_return_11( sobel_Block_proc_U0_ap_return_11 ),
    .ap_return_12( sobel_Block_proc_U0_ap_return_12 ),
    .ap_return_13( sobel_Block_proc_U0_ap_return_13 ),
    .ap_return_14( sobel_Block_proc_U0_ap_return_14 ),
    .ap_return_15( sobel_Block_proc_U0_ap_return_15 ),
    .ap_return_16( sobel_Block_proc_U0_ap_return_16 ),
    .ap_return_17( sobel_Block_proc_U0_ap_return_17 ),
    .ap_return_18( sobel_Block_proc_U0_ap_return_18 ),
    .ap_return_19( sobel_Block_proc_U0_ap_return_19 ),
    .ap_return_20( sobel_Block_proc_U0_ap_return_20 ),
    .ap_return_21( sobel_Block_proc_U0_ap_return_21 ),
    .ap_return_22( sobel_Block_proc_U0_ap_return_22 ),
    .ap_return_23( sobel_Block_proc_U0_ap_return_23 )
);

sobel_AXIvideo2Mat sobel_AXIvideo2Mat_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_AXIvideo2Mat_U0_ap_start ),
    .ap_done( sobel_AXIvideo2Mat_U0_ap_done ),
    .ap_continue( sobel_AXIvideo2Mat_U0_ap_continue ),
    .ap_idle( sobel_AXIvideo2Mat_U0_ap_idle ),
    .ap_ready( sobel_AXIvideo2Mat_U0_ap_ready ),
    .INPUT_STREAM_TDATA( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TDATA ),
    .INPUT_STREAM_TVALID( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TVALID ),
    .INPUT_STREAM_TREADY( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TREADY ),
    .INPUT_STREAM_TKEEP( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TKEEP ),
    .INPUT_STREAM_TSTRB( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TSTRB ),
    .INPUT_STREAM_TUSER( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TUSER ),
    .INPUT_STREAM_TLAST( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TLAST ),
    .INPUT_STREAM_TID( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TID ),
    .INPUT_STREAM_TDEST( sobel_AXIvideo2Mat_U0_INPUT_STREAM_TDEST ),
    .img_rows_V_read( sobel_AXIvideo2Mat_U0_img_rows_V_read ),
    .img_cols_V_read( sobel_AXIvideo2Mat_U0_img_cols_V_read ),
    .img_data_stream_0_V_din( sobel_AXIvideo2Mat_U0_img_data_stream_0_V_din ),
    .img_data_stream_0_V_full_n( sobel_AXIvideo2Mat_U0_img_data_stream_0_V_full_n ),
    .img_data_stream_0_V_write( sobel_AXIvideo2Mat_U0_img_data_stream_0_V_write ),
    .img_data_stream_1_V_din( sobel_AXIvideo2Mat_U0_img_data_stream_1_V_din ),
    .img_data_stream_1_V_full_n( sobel_AXIvideo2Mat_U0_img_data_stream_1_V_full_n ),
    .img_data_stream_1_V_write( sobel_AXIvideo2Mat_U0_img_data_stream_1_V_write ),
    .img_data_stream_2_V_din( sobel_AXIvideo2Mat_U0_img_data_stream_2_V_din ),
    .img_data_stream_2_V_full_n( sobel_AXIvideo2Mat_U0_img_data_stream_2_V_full_n ),
    .img_data_stream_2_V_write( sobel_AXIvideo2Mat_U0_img_data_stream_2_V_write )
);

sobel_CvtColor sobel_CvtColor_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_CvtColor_U0_ap_start ),
    .ap_done( sobel_CvtColor_U0_ap_done ),
    .ap_continue( sobel_CvtColor_U0_ap_continue ),
    .ap_idle( sobel_CvtColor_U0_ap_idle ),
    .ap_ready( sobel_CvtColor_U0_ap_ready ),
    .p_src_rows_V_read( sobel_CvtColor_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( sobel_CvtColor_U0_p_src_cols_V_read ),
    .p_src_data_stream_0_V_dout( sobel_CvtColor_U0_p_src_data_stream_0_V_dout ),
    .p_src_data_stream_0_V_empty_n( sobel_CvtColor_U0_p_src_data_stream_0_V_empty_n ),
    .p_src_data_stream_0_V_read( sobel_CvtColor_U0_p_src_data_stream_0_V_read ),
    .p_src_data_stream_1_V_dout( sobel_CvtColor_U0_p_src_data_stream_1_V_dout ),
    .p_src_data_stream_1_V_empty_n( sobel_CvtColor_U0_p_src_data_stream_1_V_empty_n ),
    .p_src_data_stream_1_V_read( sobel_CvtColor_U0_p_src_data_stream_1_V_read ),
    .p_src_data_stream_2_V_dout( sobel_CvtColor_U0_p_src_data_stream_2_V_dout ),
    .p_src_data_stream_2_V_empty_n( sobel_CvtColor_U0_p_src_data_stream_2_V_empty_n ),
    .p_src_data_stream_2_V_read( sobel_CvtColor_U0_p_src_data_stream_2_V_read ),
    .p_dst_data_stream_V_din( sobel_CvtColor_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( sobel_CvtColor_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( sobel_CvtColor_U0_p_dst_data_stream_V_write )
);

sobel_Duplicate_720_1280_0_0_s sobel_Duplicate_720_1280_0_0_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Duplicate_720_1280_0_0_U0_ap_start ),
    .ap_done( sobel_Duplicate_720_1280_0_0_U0_ap_done ),
    .ap_continue( sobel_Duplicate_720_1280_0_0_U0_ap_continue ),
    .ap_idle( sobel_Duplicate_720_1280_0_0_U0_ap_idle ),
    .ap_ready( sobel_Duplicate_720_1280_0_0_U0_ap_ready ),
    .src_rows_V_read( sobel_Duplicate_720_1280_0_0_U0_src_rows_V_read ),
    .src_cols_V_read( sobel_Duplicate_720_1280_0_0_U0_src_cols_V_read ),
    .src_data_stream_V_dout( sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_dout ),
    .src_data_stream_V_empty_n( sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_empty_n ),
    .src_data_stream_V_read( sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_read ),
    .dst1_rows_V_read( sobel_Duplicate_720_1280_0_0_U0_dst1_rows_V_read ),
    .dst1_cols_V_read( sobel_Duplicate_720_1280_0_0_U0_dst1_cols_V_read ),
    .dst1_data_stream_V_din( sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_din ),
    .dst1_data_stream_V_full_n( sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_full_n ),
    .dst1_data_stream_V_write( sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_write ),
    .dst2_rows_V_read( sobel_Duplicate_720_1280_0_0_U0_dst2_rows_V_read ),
    .dst2_cols_V_read( sobel_Duplicate_720_1280_0_0_U0_dst2_cols_V_read ),
    .dst2_data_stream_V_din( sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_din ),
    .dst2_data_stream_V_full_n( sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_full_n ),
    .dst2_data_stream_V_write( sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_write )
);

sobel_Sobel sobel_Sobel_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Sobel_U0_ap_start ),
    .ap_done( sobel_Sobel_U0_ap_done ),
    .ap_continue( sobel_Sobel_U0_ap_continue ),
    .ap_idle( sobel_Sobel_U0_ap_idle ),
    .ap_ready( sobel_Sobel_U0_ap_ready ),
    .p_src_rows_V_read( sobel_Sobel_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( sobel_Sobel_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( sobel_Sobel_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( sobel_Sobel_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( sobel_Sobel_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( sobel_Sobel_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( sobel_Sobel_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( sobel_Sobel_U0_p_dst_data_stream_V_write )
);

sobel_Sobel_1 sobel_Sobel_1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Sobel_1_U0_ap_start ),
    .ap_done( sobel_Sobel_1_U0_ap_done ),
    .ap_continue( sobel_Sobel_1_U0_ap_continue ),
    .ap_idle( sobel_Sobel_1_U0_ap_idle ),
    .ap_ready( sobel_Sobel_1_U0_ap_ready ),
    .p_src_rows_V_read( sobel_Sobel_1_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( sobel_Sobel_1_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( sobel_Sobel_1_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( sobel_Sobel_1_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( sobel_Sobel_1_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_V_din( sobel_Sobel_1_U0_p_dst_data_stream_V_din ),
    .p_dst_data_stream_V_full_n( sobel_Sobel_1_U0_p_dst_data_stream_V_full_n ),
    .p_dst_data_stream_V_write( sobel_Sobel_1_U0_p_dst_data_stream_V_write )
);

sobel_AddWeighted sobel_AddWeighted_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_AddWeighted_U0_ap_start ),
    .ap_done( sobel_AddWeighted_U0_ap_done ),
    .ap_continue( sobel_AddWeighted_U0_ap_continue ),
    .ap_idle( sobel_AddWeighted_U0_ap_idle ),
    .ap_ready( sobel_AddWeighted_U0_ap_ready ),
    .src1_rows_V_read( sobel_AddWeighted_U0_src1_rows_V_read ),
    .src1_cols_V_read( sobel_AddWeighted_U0_src1_cols_V_read ),
    .src1_data_stream_V_dout( sobel_AddWeighted_U0_src1_data_stream_V_dout ),
    .src1_data_stream_V_empty_n( sobel_AddWeighted_U0_src1_data_stream_V_empty_n ),
    .src1_data_stream_V_read( sobel_AddWeighted_U0_src1_data_stream_V_read ),
    .src2_rows_V_read( sobel_AddWeighted_U0_src2_rows_V_read ),
    .src2_cols_V_read( sobel_AddWeighted_U0_src2_cols_V_read ),
    .src2_data_stream_V_dout( sobel_AddWeighted_U0_src2_data_stream_V_dout ),
    .src2_data_stream_V_empty_n( sobel_AddWeighted_U0_src2_data_stream_V_empty_n ),
    .src2_data_stream_V_read( sobel_AddWeighted_U0_src2_data_stream_V_read ),
    .dst_rows_V_read( sobel_AddWeighted_U0_dst_rows_V_read ),
    .dst_cols_V_read( sobel_AddWeighted_U0_dst_cols_V_read ),
    .dst_data_stream_V_din( sobel_AddWeighted_U0_dst_data_stream_V_din ),
    .dst_data_stream_V_full_n( sobel_AddWeighted_U0_dst_data_stream_V_full_n ),
    .dst_data_stream_V_write( sobel_AddWeighted_U0_dst_data_stream_V_write )
);

sobel_CvtColor_1 sobel_CvtColor_1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_CvtColor_1_U0_ap_start ),
    .ap_done( sobel_CvtColor_1_U0_ap_done ),
    .ap_continue( sobel_CvtColor_1_U0_ap_continue ),
    .ap_idle( sobel_CvtColor_1_U0_ap_idle ),
    .ap_ready( sobel_CvtColor_1_U0_ap_ready ),
    .p_src_rows_V_read( sobel_CvtColor_1_U0_p_src_rows_V_read ),
    .p_src_cols_V_read( sobel_CvtColor_1_U0_p_src_cols_V_read ),
    .p_src_data_stream_V_dout( sobel_CvtColor_1_U0_p_src_data_stream_V_dout ),
    .p_src_data_stream_V_empty_n( sobel_CvtColor_1_U0_p_src_data_stream_V_empty_n ),
    .p_src_data_stream_V_read( sobel_CvtColor_1_U0_p_src_data_stream_V_read ),
    .p_dst_data_stream_0_V_din( sobel_CvtColor_1_U0_p_dst_data_stream_0_V_din ),
    .p_dst_data_stream_0_V_full_n( sobel_CvtColor_1_U0_p_dst_data_stream_0_V_full_n ),
    .p_dst_data_stream_0_V_write( sobel_CvtColor_1_U0_p_dst_data_stream_0_V_write ),
    .p_dst_data_stream_1_V_din( sobel_CvtColor_1_U0_p_dst_data_stream_1_V_din ),
    .p_dst_data_stream_1_V_full_n( sobel_CvtColor_1_U0_p_dst_data_stream_1_V_full_n ),
    .p_dst_data_stream_1_V_write( sobel_CvtColor_1_U0_p_dst_data_stream_1_V_write ),
    .p_dst_data_stream_2_V_din( sobel_CvtColor_1_U0_p_dst_data_stream_2_V_din ),
    .p_dst_data_stream_2_V_full_n( sobel_CvtColor_1_U0_p_dst_data_stream_2_V_full_n ),
    .p_dst_data_stream_2_V_write( sobel_CvtColor_1_U0_p_dst_data_stream_2_V_write )
);

sobel_Mat2AXIvideo sobel_Mat2AXIvideo_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Mat2AXIvideo_U0_ap_start ),
    .ap_done( sobel_Mat2AXIvideo_U0_ap_done ),
    .ap_continue( sobel_Mat2AXIvideo_U0_ap_continue ),
    .ap_idle( sobel_Mat2AXIvideo_U0_ap_idle ),
    .ap_ready( sobel_Mat2AXIvideo_U0_ap_ready ),
    .img_rows_V_read( sobel_Mat2AXIvideo_U0_img_rows_V_read ),
    .img_cols_V_read( sobel_Mat2AXIvideo_U0_img_cols_V_read ),
    .img_data_stream_0_V_dout( sobel_Mat2AXIvideo_U0_img_data_stream_0_V_dout ),
    .img_data_stream_0_V_empty_n( sobel_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n ),
    .img_data_stream_0_V_read( sobel_Mat2AXIvideo_U0_img_data_stream_0_V_read ),
    .img_data_stream_1_V_dout( sobel_Mat2AXIvideo_U0_img_data_stream_1_V_dout ),
    .img_data_stream_1_V_empty_n( sobel_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n ),
    .img_data_stream_1_V_read( sobel_Mat2AXIvideo_U0_img_data_stream_1_V_read ),
    .img_data_stream_2_V_dout( sobel_Mat2AXIvideo_U0_img_data_stream_2_V_dout ),
    .img_data_stream_2_V_empty_n( sobel_Mat2AXIvideo_U0_img_data_stream_2_V_empty_n ),
    .img_data_stream_2_V_read( sobel_Mat2AXIvideo_U0_img_data_stream_2_V_read ),
    .OUTPUT_STREAM_TDATA( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TDATA ),
    .OUTPUT_STREAM_TVALID( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TVALID ),
    .OUTPUT_STREAM_TREADY( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TREADY ),
    .OUTPUT_STREAM_TKEEP( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TKEEP ),
    .OUTPUT_STREAM_TSTRB( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TSTRB ),
    .OUTPUT_STREAM_TUSER( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TUSER ),
    .OUTPUT_STREAM_TLAST( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TLAST ),
    .OUTPUT_STREAM_TID( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TID ),
    .OUTPUT_STREAM_TDEST( sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TDEST )
);

FIFO_sobel_img_0_rows_V_channel img_0_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_0_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_0_rows_V_channel_din ),
    .if_full_n( img_0_rows_V_channel_full_n ),
    .if_write( img_0_rows_V_channel_write ),
    .if_dout( img_0_rows_V_channel_dout ),
    .if_empty_n( img_0_rows_V_channel_empty_n ),
    .if_read( img_0_rows_V_channel_read )
);

FIFO_sobel_img_0_rows_V_channel1 img_0_rows_V_channel1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_rows_V_channel1_U_ap_dummy_ce ),
    .if_write_ce( img_0_rows_V_channel1_U_ap_dummy_ce ),
    .if_din( img_0_rows_V_channel1_din ),
    .if_full_n( img_0_rows_V_channel1_full_n ),
    .if_write( img_0_rows_V_channel1_write ),
    .if_dout( img_0_rows_V_channel1_dout ),
    .if_empty_n( img_0_rows_V_channel1_empty_n ),
    .if_read( img_0_rows_V_channel1_read )
);

FIFO_sobel_img_0_cols_V_channel img_0_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_0_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_0_cols_V_channel_din ),
    .if_full_n( img_0_cols_V_channel_full_n ),
    .if_write( img_0_cols_V_channel_write ),
    .if_dout( img_0_cols_V_channel_dout ),
    .if_empty_n( img_0_cols_V_channel_empty_n ),
    .if_read( img_0_cols_V_channel_read )
);

FIFO_sobel_img_0_cols_V_channel1 img_0_cols_V_channel1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_cols_V_channel1_U_ap_dummy_ce ),
    .if_write_ce( img_0_cols_V_channel1_U_ap_dummy_ce ),
    .if_din( img_0_cols_V_channel1_din ),
    .if_full_n( img_0_cols_V_channel1_full_n ),
    .if_write( img_0_cols_V_channel1_write ),
    .if_dout( img_0_cols_V_channel1_dout ),
    .if_empty_n( img_0_cols_V_channel1_empty_n ),
    .if_read( img_0_cols_V_channel1_read )
);

FIFO_sobel_img_1_rows_V img_1_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_1_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_1_rows_V_U_ap_dummy_ce ),
    .if_din( img_1_rows_V_din ),
    .if_full_n( img_1_rows_V_full_n ),
    .if_write( img_1_rows_V_write ),
    .if_dout( img_1_rows_V_dout ),
    .if_empty_n( img_1_rows_V_empty_n ),
    .if_read( img_1_rows_V_read )
);

FIFO_sobel_img_1_cols_V img_1_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_1_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_1_cols_V_U_ap_dummy_ce ),
    .if_din( img_1_cols_V_din ),
    .if_full_n( img_1_cols_V_full_n ),
    .if_write( img_1_cols_V_write ),
    .if_dout( img_1_cols_V_dout ),
    .if_empty_n( img_1_cols_V_empty_n ),
    .if_read( img_1_cols_V_read )
);

FIFO_sobel_img_2_rows_V img_2_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_2_rows_V_U_ap_dummy_ce ),
    .if_din( img_2_rows_V_din ),
    .if_full_n( img_2_rows_V_full_n ),
    .if_write( img_2_rows_V_write ),
    .if_dout( img_2_rows_V_dout ),
    .if_empty_n( img_2_rows_V_empty_n ),
    .if_read( img_2_rows_V_read )
);

FIFO_sobel_img_2_rows_V_channel img_2_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_2_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_2_rows_V_channel_din ),
    .if_full_n( img_2_rows_V_channel_full_n ),
    .if_write( img_2_rows_V_channel_write ),
    .if_dout( img_2_rows_V_channel_dout ),
    .if_empty_n( img_2_rows_V_channel_empty_n ),
    .if_read( img_2_rows_V_channel_read )
);

FIFO_sobel_img_2_cols_V img_2_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_2_cols_V_U_ap_dummy_ce ),
    .if_din( img_2_cols_V_din ),
    .if_full_n( img_2_cols_V_full_n ),
    .if_write( img_2_cols_V_write ),
    .if_dout( img_2_cols_V_dout ),
    .if_empty_n( img_2_cols_V_empty_n ),
    .if_read( img_2_cols_V_read )
);

FIFO_sobel_img_2_cols_V_channel img_2_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_2_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_2_cols_V_channel_din ),
    .if_full_n( img_2_cols_V_channel_full_n ),
    .if_write( img_2_cols_V_channel_write ),
    .if_dout( img_2_cols_V_channel_dout ),
    .if_empty_n( img_2_cols_V_channel_empty_n ),
    .if_read( img_2_cols_V_channel_read )
);

FIFO_sobel_img_3_rows_V img_3_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_3_rows_V_U_ap_dummy_ce ),
    .if_din( img_3_rows_V_din ),
    .if_full_n( img_3_rows_V_full_n ),
    .if_write( img_3_rows_V_write ),
    .if_dout( img_3_rows_V_dout ),
    .if_empty_n( img_3_rows_V_empty_n ),
    .if_read( img_3_rows_V_read )
);

FIFO_sobel_img_3_rows_V_channel img_3_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_3_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_3_rows_V_channel_din ),
    .if_full_n( img_3_rows_V_channel_full_n ),
    .if_write( img_3_rows_V_channel_write ),
    .if_dout( img_3_rows_V_channel_dout ),
    .if_empty_n( img_3_rows_V_channel_empty_n ),
    .if_read( img_3_rows_V_channel_read )
);

FIFO_sobel_img_3_cols_V img_3_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_3_cols_V_U_ap_dummy_ce ),
    .if_din( img_3_cols_V_din ),
    .if_full_n( img_3_cols_V_full_n ),
    .if_write( img_3_cols_V_write ),
    .if_dout( img_3_cols_V_dout ),
    .if_empty_n( img_3_cols_V_empty_n ),
    .if_read( img_3_cols_V_read )
);

FIFO_sobel_img_3_cols_V_channel img_3_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_3_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_3_cols_V_channel_din ),
    .if_full_n( img_3_cols_V_channel_full_n ),
    .if_write( img_3_cols_V_channel_write ),
    .if_dout( img_3_cols_V_channel_dout ),
    .if_empty_n( img_3_cols_V_channel_empty_n ),
    .if_read( img_3_cols_V_channel_read )
);

FIFO_sobel_img_4_rows_V img_4_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_4_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_4_rows_V_U_ap_dummy_ce ),
    .if_din( img_4_rows_V_din ),
    .if_full_n( img_4_rows_V_full_n ),
    .if_write( img_4_rows_V_write ),
    .if_dout( img_4_rows_V_dout ),
    .if_empty_n( img_4_rows_V_empty_n ),
    .if_read( img_4_rows_V_read )
);

FIFO_sobel_img_4_cols_V img_4_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_4_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_4_cols_V_U_ap_dummy_ce ),
    .if_din( img_4_cols_V_din ),
    .if_full_n( img_4_cols_V_full_n ),
    .if_write( img_4_cols_V_write ),
    .if_dout( img_4_cols_V_dout ),
    .if_empty_n( img_4_cols_V_empty_n ),
    .if_read( img_4_cols_V_read )
);

FIFO_sobel_img_5_rows_V img_5_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_5_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_5_rows_V_U_ap_dummy_ce ),
    .if_din( img_5_rows_V_din ),
    .if_full_n( img_5_rows_V_full_n ),
    .if_write( img_5_rows_V_write ),
    .if_dout( img_5_rows_V_dout ),
    .if_empty_n( img_5_rows_V_empty_n ),
    .if_read( img_5_rows_V_read )
);

FIFO_sobel_img_5_cols_V img_5_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_5_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_5_cols_V_U_ap_dummy_ce ),
    .if_din( img_5_cols_V_din ),
    .if_full_n( img_5_cols_V_full_n ),
    .if_write( img_5_cols_V_write ),
    .if_dout( img_5_cols_V_dout ),
    .if_empty_n( img_5_cols_V_empty_n ),
    .if_read( img_5_cols_V_read )
);

FIFO_sobel_img_6_rows_V img_6_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_6_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_6_rows_V_U_ap_dummy_ce ),
    .if_din( img_6_rows_V_din ),
    .if_full_n( img_6_rows_V_full_n ),
    .if_write( img_6_rows_V_write ),
    .if_dout( img_6_rows_V_dout ),
    .if_empty_n( img_6_rows_V_empty_n ),
    .if_read( img_6_rows_V_read )
);

FIFO_sobel_img_6_rows_V_channel img_6_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_6_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_6_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_6_rows_V_channel_din ),
    .if_full_n( img_6_rows_V_channel_full_n ),
    .if_write( img_6_rows_V_channel_write ),
    .if_dout( img_6_rows_V_channel_dout ),
    .if_empty_n( img_6_rows_V_channel_empty_n ),
    .if_read( img_6_rows_V_channel_read )
);

FIFO_sobel_img_6_cols_V img_6_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_6_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_6_cols_V_U_ap_dummy_ce ),
    .if_din( img_6_cols_V_din ),
    .if_full_n( img_6_cols_V_full_n ),
    .if_write( img_6_cols_V_write ),
    .if_dout( img_6_cols_V_dout ),
    .if_empty_n( img_6_cols_V_empty_n ),
    .if_read( img_6_cols_V_read )
);

FIFO_sobel_img_6_cols_V_channel img_6_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_6_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_6_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_6_cols_V_channel_din ),
    .if_full_n( img_6_cols_V_channel_full_n ),
    .if_write( img_6_cols_V_channel_write ),
    .if_dout( img_6_cols_V_channel_dout ),
    .if_empty_n( img_6_cols_V_channel_empty_n ),
    .if_read( img_6_cols_V_channel_read )
);

FIFO_sobel_img_7_rows_V img_7_rows_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_7_rows_V_U_ap_dummy_ce ),
    .if_write_ce( img_7_rows_V_U_ap_dummy_ce ),
    .if_din( img_7_rows_V_din ),
    .if_full_n( img_7_rows_V_full_n ),
    .if_write( img_7_rows_V_write ),
    .if_dout( img_7_rows_V_dout ),
    .if_empty_n( img_7_rows_V_empty_n ),
    .if_read( img_7_rows_V_read )
);

FIFO_sobel_img_7_cols_V img_7_cols_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_7_cols_V_U_ap_dummy_ce ),
    .if_write_ce( img_7_cols_V_U_ap_dummy_ce ),
    .if_din( img_7_cols_V_din ),
    .if_full_n( img_7_cols_V_full_n ),
    .if_write( img_7_cols_V_write ),
    .if_dout( img_7_cols_V_dout ),
    .if_empty_n( img_7_cols_V_empty_n ),
    .if_read( img_7_cols_V_read )
);

FIFO_sobel_img_0_data_stream_0_V img_0_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_0_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_0_data_stream_0_V_din ),
    .if_full_n( img_0_data_stream_0_V_full_n ),
    .if_write( img_0_data_stream_0_V_write ),
    .if_dout( img_0_data_stream_0_V_dout ),
    .if_empty_n( img_0_data_stream_0_V_empty_n ),
    .if_read( img_0_data_stream_0_V_read )
);

FIFO_sobel_img_0_data_stream_1_V img_0_data_stream_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_data_stream_1_V_U_ap_dummy_ce ),
    .if_write_ce( img_0_data_stream_1_V_U_ap_dummy_ce ),
    .if_din( img_0_data_stream_1_V_din ),
    .if_full_n( img_0_data_stream_1_V_full_n ),
    .if_write( img_0_data_stream_1_V_write ),
    .if_dout( img_0_data_stream_1_V_dout ),
    .if_empty_n( img_0_data_stream_1_V_empty_n ),
    .if_read( img_0_data_stream_1_V_read )
);

FIFO_sobel_img_0_data_stream_2_V img_0_data_stream_2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_data_stream_2_V_U_ap_dummy_ce ),
    .if_write_ce( img_0_data_stream_2_V_U_ap_dummy_ce ),
    .if_din( img_0_data_stream_2_V_din ),
    .if_full_n( img_0_data_stream_2_V_full_n ),
    .if_write( img_0_data_stream_2_V_write ),
    .if_dout( img_0_data_stream_2_V_dout ),
    .if_empty_n( img_0_data_stream_2_V_empty_n ),
    .if_read( img_0_data_stream_2_V_read )
);

FIFO_sobel_img_1_data_stream_0_V img_1_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_1_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_1_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_1_data_stream_0_V_din ),
    .if_full_n( img_1_data_stream_0_V_full_n ),
    .if_write( img_1_data_stream_0_V_write ),
    .if_dout( img_1_data_stream_0_V_dout ),
    .if_empty_n( img_1_data_stream_0_V_empty_n ),
    .if_read( img_1_data_stream_0_V_read )
);

FIFO_sobel_img_2_data_stream_0_V img_2_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_2_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_2_data_stream_0_V_din ),
    .if_full_n( img_2_data_stream_0_V_full_n ),
    .if_write( img_2_data_stream_0_V_write ),
    .if_dout( img_2_data_stream_0_V_dout ),
    .if_empty_n( img_2_data_stream_0_V_empty_n ),
    .if_read( img_2_data_stream_0_V_read )
);

FIFO_sobel_img_3_data_stream_0_V img_3_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_3_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_3_data_stream_0_V_din ),
    .if_full_n( img_3_data_stream_0_V_full_n ),
    .if_write( img_3_data_stream_0_V_write ),
    .if_dout( img_3_data_stream_0_V_dout ),
    .if_empty_n( img_3_data_stream_0_V_empty_n ),
    .if_read( img_3_data_stream_0_V_read )
);

FIFO_sobel_img_4_data_stream_0_V img_4_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_4_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_4_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_4_data_stream_0_V_din ),
    .if_full_n( img_4_data_stream_0_V_full_n ),
    .if_write( img_4_data_stream_0_V_write ),
    .if_dout( img_4_data_stream_0_V_dout ),
    .if_empty_n( img_4_data_stream_0_V_empty_n ),
    .if_read( img_4_data_stream_0_V_read )
);

FIFO_sobel_img_5_data_stream_0_V img_5_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_5_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_5_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_5_data_stream_0_V_din ),
    .if_full_n( img_5_data_stream_0_V_full_n ),
    .if_write( img_5_data_stream_0_V_write ),
    .if_dout( img_5_data_stream_0_V_dout ),
    .if_empty_n( img_5_data_stream_0_V_empty_n ),
    .if_read( img_5_data_stream_0_V_read )
);

FIFO_sobel_img_6_data_stream_0_V img_6_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_6_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_6_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_6_data_stream_0_V_din ),
    .if_full_n( img_6_data_stream_0_V_full_n ),
    .if_write( img_6_data_stream_0_V_write ),
    .if_dout( img_6_data_stream_0_V_dout ),
    .if_empty_n( img_6_data_stream_0_V_empty_n ),
    .if_read( img_6_data_stream_0_V_read )
);

FIFO_sobel_img_7_data_stream_0_V img_7_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_7_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_7_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_7_data_stream_0_V_din ),
    .if_full_n( img_7_data_stream_0_V_full_n ),
    .if_write( img_7_data_stream_0_V_write ),
    .if_dout( img_7_data_stream_0_V_dout ),
    .if_empty_n( img_7_data_stream_0_V_empty_n ),
    .if_read( img_7_data_stream_0_V_read )
);

FIFO_sobel_img_7_data_stream_1_V img_7_data_stream_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_7_data_stream_1_V_U_ap_dummy_ce ),
    .if_write_ce( img_7_data_stream_1_V_U_ap_dummy_ce ),
    .if_din( img_7_data_stream_1_V_din ),
    .if_full_n( img_7_data_stream_1_V_full_n ),
    .if_write( img_7_data_stream_1_V_write ),
    .if_dout( img_7_data_stream_1_V_dout ),
    .if_empty_n( img_7_data_stream_1_V_empty_n ),
    .if_read( img_7_data_stream_1_V_read )
);

FIFO_sobel_img_7_data_stream_2_V img_7_data_stream_2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_7_data_stream_2_V_U_ap_dummy_ce ),
    .if_write_ce( img_7_data_stream_2_V_U_ap_dummy_ce ),
    .if_din( img_7_data_stream_2_V_din ),
    .if_full_n( img_7_data_stream_2_V_full_n ),
    .if_write( img_7_data_stream_2_V_write ),
    .if_dout( img_7_data_stream_2_V_dout ),
    .if_empty_n( img_7_data_stream_2_V_empty_n ),
    .if_read( img_7_data_stream_2_V_read )
);



/// ap_reg_procdone_sobel_AXIvideo2Mat_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_AXIvideo2Mat_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_AXIvideo2Mat_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_AXIvideo2Mat_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_AXIvideo2Mat_U0_ap_done)) begin
            ap_reg_procdone_sobel_AXIvideo2Mat_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_AddWeighted_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_AddWeighted_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_AddWeighted_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_AddWeighted_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_AddWeighted_U0_ap_done)) begin
            ap_reg_procdone_sobel_AddWeighted_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Block_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Block_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Block_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Block_proc_U0 <= ap_const_logic_0;
        end else if ((sobel_Block_proc_U0_ap_done == ap_const_logic_1)) begin
            ap_reg_procdone_sobel_Block_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_CvtColor_1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_CvtColor_1_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_CvtColor_1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_CvtColor_1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_CvtColor_1_U0_ap_done)) begin
            ap_reg_procdone_sobel_CvtColor_1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_CvtColor_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_CvtColor_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_CvtColor_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_CvtColor_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_CvtColor_U0_ap_done)) begin
            ap_reg_procdone_sobel_CvtColor_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Duplicate_720_1280_0_0_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Duplicate_720_1280_0_0_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Duplicate_720_1280_0_0_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Duplicate_720_1280_0_0_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Duplicate_720_1280_0_0_U0_ap_done)) begin
            ap_reg_procdone_sobel_Duplicate_720_1280_0_0_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Mat2AXIvideo_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Mat2AXIvideo_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Mat2AXIvideo_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Mat2AXIvideo_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Mat2AXIvideo_U0_ap_done)) begin
            ap_reg_procdone_sobel_Mat2AXIvideo_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Sobel_1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Sobel_1_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Sobel_1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Sobel_1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Sobel_1_U0_ap_done)) begin
            ap_reg_procdone_sobel_Sobel_1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Sobel_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Sobel_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Sobel_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Sobel_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Sobel_U0_ap_done)) begin
            ap_reg_procdone_sobel_Sobel_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_0_cols_V_channel1_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_0_cols_V_channel1_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_0_cols_V_channel1_full_n))) begin
            ap_reg_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_0_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_0_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_0_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_0_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_0_cols_V_channel_full_n))) begin
            ap_reg_ready_img_0_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_0_rows_V_channel1_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_0_rows_V_channel1_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_0_rows_V_channel1_full_n))) begin
            ap_reg_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_0_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_0_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_0_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_0_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_0_rows_V_channel_full_n))) begin
            ap_reg_ready_img_0_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_1_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_1_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_1_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_1_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_1_cols_V_full_n))) begin
            ap_reg_ready_img_1_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_1_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_1_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_1_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_1_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_1_rows_V_full_n))) begin
            ap_reg_ready_img_1_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_2_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_2_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_2_cols_V_channel_full_n))) begin
            ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_2_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_2_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_2_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_2_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_2_cols_V_full_n))) begin
            ap_reg_ready_img_2_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_2_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_2_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (img_2_rows_V_channel_full_n == ap_const_logic_1))) begin
            ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_2_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_2_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_2_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_2_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_2_rows_V_full_n))) begin
            ap_reg_ready_img_2_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_3_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_3_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_3_cols_V_channel_full_n))) begin
            ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_3_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_3_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_3_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_3_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_3_cols_V_full_n))) begin
            ap_reg_ready_img_3_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_3_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_3_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_3_rows_V_channel_full_n))) begin
            ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_3_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_3_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_3_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_3_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_3_rows_V_full_n))) begin
            ap_reg_ready_img_3_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_4_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_4_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_4_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_4_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_4_cols_V_full_n))) begin
            ap_reg_ready_img_4_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_4_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_4_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_4_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_4_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_4_rows_V_full_n))) begin
            ap_reg_ready_img_4_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_5_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_5_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_5_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_5_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_5_cols_V_full_n))) begin
            ap_reg_ready_img_5_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_5_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_5_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_5_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_5_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_5_rows_V_full_n))) begin
            ap_reg_ready_img_5_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_6_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_6_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_6_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_6_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_6_cols_V_channel_full_n))) begin
            ap_reg_ready_img_6_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_6_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_6_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_6_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_6_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_6_cols_V_full_n))) begin
            ap_reg_ready_img_6_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_6_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_6_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_6_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_6_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_6_rows_V_channel_full_n))) begin
            ap_reg_ready_img_6_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_6_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_6_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_6_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_6_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_6_rows_V_full_n))) begin
            ap_reg_ready_img_6_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_7_cols_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_7_cols_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_7_cols_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_7_cols_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_7_cols_V_full_n))) begin
            ap_reg_ready_img_7_cols_V_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_7_rows_V_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_7_rows_V_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_7_rows_V_full_n <= ap_const_logic_0;
    end else begin
        if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (sobel_Block_proc_U0_ap_continue == ap_const_logic_1))) begin
            ap_reg_ready_img_7_rows_V_full_n <= ap_const_logic_0;
        end else if (((sobel_Block_proc_U0_ap_done == ap_const_logic_1) & (ap_const_logic_1 == img_7_rows_V_full_n))) begin
            ap_reg_ready_img_7_rows_V_full_n <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_0_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_0_cols_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel1 assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_0_cols_V_channel1_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_0_cols_V_channel1_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel1 = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel1 = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_0_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_0_rows_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel1 assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_0_rows_V_channel1_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_0_rows_V_channel1_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel1 = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel1 = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_1_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_1_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_1_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_1_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_1_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_1_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_1_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_1_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_1_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_1_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_2_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_2_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_2_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_2_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_2_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_2_cols_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_2_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_2_cols_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_2_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_2_cols_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_2_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_2_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_2_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_2_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_2_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_2_rows_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_2_rows_V_channel_full_n)
begin
    if ((ap_reg_ready_img_2_rows_V_channel_full_n == ap_const_logic_1)) begin
        ap_chn_write_sobel_Block_proc_U0_img_2_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_2_rows_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_3_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_3_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_3_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_3_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_3_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_3_cols_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_3_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_3_cols_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_3_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_3_cols_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_3_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_3_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_3_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_3_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_3_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_3_rows_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_3_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_3_rows_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_3_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_3_rows_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_4_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_4_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_4_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_4_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_4_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_4_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_4_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_4_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_4_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_4_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_5_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_5_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_5_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_5_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_5_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_5_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_5_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_5_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_5_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_5_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_6_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_6_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_6_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_6_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_6_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_6_cols_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_6_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_6_cols_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_6_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_6_cols_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_6_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_6_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_6_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_6_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_6_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_6_rows_V_channel assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_6_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_6_rows_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_6_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_6_rows_V_channel = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_7_cols_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_7_cols_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_7_cols_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_7_cols_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_7_cols_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_proc_U0_img_7_rows_V assign process. ///
always @ (sobel_Block_proc_U0_ap_done or ap_reg_ready_img_7_rows_V_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_7_rows_V_full_n)) begin
        ap_chn_write_sobel_Block_proc_U0_img_7_rows_V = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_proc_U0_img_7_rows_V = sobel_Block_proc_U0_ap_done;
    end
end

/// ap_idle assign process. ///
always @ (sobel_Block_proc_U0_ap_idle or sobel_AXIvideo2Mat_U0_ap_idle or sobel_CvtColor_U0_ap_idle or sobel_Duplicate_720_1280_0_0_U0_ap_idle or sobel_Sobel_U0_ap_idle or sobel_Sobel_1_U0_ap_idle or sobel_AddWeighted_U0_ap_idle or sobel_CvtColor_1_U0_ap_idle or sobel_Mat2AXIvideo_U0_ap_idle or img_0_rows_V_channel_empty_n or img_0_rows_V_channel1_empty_n or img_0_cols_V_channel_empty_n or img_0_cols_V_channel1_empty_n or img_1_rows_V_empty_n or img_1_cols_V_empty_n or img_2_rows_V_empty_n or img_2_rows_V_channel_empty_n or img_2_cols_V_empty_n or img_2_cols_V_channel_empty_n or img_3_rows_V_empty_n or img_3_rows_V_channel_empty_n or img_3_cols_V_empty_n or img_3_cols_V_channel_empty_n or img_4_rows_V_empty_n or img_4_cols_V_empty_n or img_5_rows_V_empty_n or img_5_cols_V_empty_n or img_6_rows_V_empty_n or img_6_rows_V_channel_empty_n or img_6_cols_V_empty_n or img_6_cols_V_channel_empty_n or img_7_rows_V_empty_n or img_7_cols_V_empty_n)
begin
    if (((sobel_Block_proc_U0_ap_idle == ap_const_logic_1) & (ap_const_logic_1 == sobel_AXIvideo2Mat_U0_ap_idle) & (ap_const_logic_1 == sobel_CvtColor_U0_ap_idle) & (ap_const_logic_1 == sobel_Duplicate_720_1280_0_0_U0_ap_idle) & (ap_const_logic_1 == sobel_Sobel_U0_ap_idle) & (ap_const_logic_1 == sobel_Sobel_1_U0_ap_idle) & (ap_const_logic_1 == sobel_AddWeighted_U0_ap_idle) & (ap_const_logic_1 == sobel_CvtColor_1_U0_ap_idle) & (ap_const_logic_1 == sobel_Mat2AXIvideo_U0_ap_idle) & (ap_const_logic_0 == img_0_rows_V_channel_empty_n) & (ap_const_logic_0 == img_0_rows_V_channel1_empty_n) & (ap_const_logic_0 == img_0_cols_V_channel_empty_n) & (ap_const_logic_0 == img_0_cols_V_channel1_empty_n) & (ap_const_logic_0 == img_1_rows_V_empty_n) & (ap_const_logic_0 == img_1_cols_V_empty_n) & (ap_const_logic_0 == img_2_rows_V_empty_n) & (ap_const_logic_0 == img_2_rows_V_channel_empty_n) & (ap_const_logic_0 == img_2_cols_V_empty_n) & (ap_const_logic_0 == img_2_cols_V_channel_empty_n) & (ap_const_logic_0 == img_3_rows_V_empty_n) & (ap_const_logic_0 == img_3_rows_V_channel_empty_n) & (ap_const_logic_0 == img_3_cols_V_empty_n) & (ap_const_logic_0 == img_3_cols_V_channel_empty_n) & (ap_const_logic_0 == img_4_rows_V_empty_n) & (ap_const_logic_0 == img_4_cols_V_empty_n) & (ap_const_logic_0 == img_5_rows_V_empty_n) & (ap_const_logic_0 == img_5_cols_V_empty_n) & (ap_const_logic_0 == img_6_rows_V_empty_n) & (ap_const_logic_0 == img_6_rows_V_channel_empty_n) & (ap_const_logic_0 == img_6_cols_V_empty_n) & (ap_const_logic_0 == img_6_cols_V_channel_empty_n) & (ap_const_logic_0 == img_7_rows_V_empty_n) & (ap_const_logic_0 == img_7_cols_V_empty_n))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (sobel_Mat2AXIvideo_U0_ap_done)
begin
    if ((ap_const_logic_1 == sobel_Mat2AXIvideo_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

/// ap_sig_ready_img_0_cols_V_channel1_full_n assign process. ///
always @ (img_0_cols_V_channel1_full_n or ap_reg_ready_img_0_cols_V_channel1_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_0_cols_V_channel1_full_n)) begin
        ap_sig_ready_img_0_cols_V_channel1_full_n = img_0_cols_V_channel1_full_n;
    end else begin
        ap_sig_ready_img_0_cols_V_channel1_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_0_cols_V_channel_full_n assign process. ///
always @ (img_0_cols_V_channel_full_n or ap_reg_ready_img_0_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_0_cols_V_channel_full_n)) begin
        ap_sig_ready_img_0_cols_V_channel_full_n = img_0_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_img_0_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_0_rows_V_channel1_full_n assign process. ///
always @ (img_0_rows_V_channel1_full_n or ap_reg_ready_img_0_rows_V_channel1_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_0_rows_V_channel1_full_n)) begin
        ap_sig_ready_img_0_rows_V_channel1_full_n = img_0_rows_V_channel1_full_n;
    end else begin
        ap_sig_ready_img_0_rows_V_channel1_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_0_rows_V_channel_full_n assign process. ///
always @ (img_0_rows_V_channel_full_n or ap_reg_ready_img_0_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_0_rows_V_channel_full_n)) begin
        ap_sig_ready_img_0_rows_V_channel_full_n = img_0_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_img_0_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_1_cols_V_full_n assign process. ///
always @ (img_1_cols_V_full_n or ap_reg_ready_img_1_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_1_cols_V_full_n)) begin
        ap_sig_ready_img_1_cols_V_full_n = img_1_cols_V_full_n;
    end else begin
        ap_sig_ready_img_1_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_1_rows_V_full_n assign process. ///
always @ (img_1_rows_V_full_n or ap_reg_ready_img_1_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_1_rows_V_full_n)) begin
        ap_sig_ready_img_1_rows_V_full_n = img_1_rows_V_full_n;
    end else begin
        ap_sig_ready_img_1_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_2_cols_V_channel_full_n assign process. ///
always @ (img_2_cols_V_channel_full_n or ap_reg_ready_img_2_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_2_cols_V_channel_full_n)) begin
        ap_sig_ready_img_2_cols_V_channel_full_n = img_2_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_img_2_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_2_cols_V_full_n assign process. ///
always @ (img_2_cols_V_full_n or ap_reg_ready_img_2_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_2_cols_V_full_n)) begin
        ap_sig_ready_img_2_cols_V_full_n = img_2_cols_V_full_n;
    end else begin
        ap_sig_ready_img_2_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_2_rows_V_channel_full_n assign process. ///
always @ (img_2_rows_V_channel_full_n or ap_reg_ready_img_2_rows_V_channel_full_n)
begin
    if ((ap_reg_ready_img_2_rows_V_channel_full_n == ap_const_logic_0)) begin
        ap_sig_ready_img_2_rows_V_channel_full_n = img_2_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_img_2_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_2_rows_V_full_n assign process. ///
always @ (img_2_rows_V_full_n or ap_reg_ready_img_2_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_2_rows_V_full_n)) begin
        ap_sig_ready_img_2_rows_V_full_n = img_2_rows_V_full_n;
    end else begin
        ap_sig_ready_img_2_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_3_cols_V_channel_full_n assign process. ///
always @ (img_3_cols_V_channel_full_n or ap_reg_ready_img_3_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_3_cols_V_channel_full_n)) begin
        ap_sig_ready_img_3_cols_V_channel_full_n = img_3_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_img_3_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_3_cols_V_full_n assign process. ///
always @ (img_3_cols_V_full_n or ap_reg_ready_img_3_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_3_cols_V_full_n)) begin
        ap_sig_ready_img_3_cols_V_full_n = img_3_cols_V_full_n;
    end else begin
        ap_sig_ready_img_3_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_3_rows_V_channel_full_n assign process. ///
always @ (img_3_rows_V_channel_full_n or ap_reg_ready_img_3_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_3_rows_V_channel_full_n)) begin
        ap_sig_ready_img_3_rows_V_channel_full_n = img_3_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_img_3_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_3_rows_V_full_n assign process. ///
always @ (img_3_rows_V_full_n or ap_reg_ready_img_3_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_3_rows_V_full_n)) begin
        ap_sig_ready_img_3_rows_V_full_n = img_3_rows_V_full_n;
    end else begin
        ap_sig_ready_img_3_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_4_cols_V_full_n assign process. ///
always @ (img_4_cols_V_full_n or ap_reg_ready_img_4_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_4_cols_V_full_n)) begin
        ap_sig_ready_img_4_cols_V_full_n = img_4_cols_V_full_n;
    end else begin
        ap_sig_ready_img_4_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_4_rows_V_full_n assign process. ///
always @ (img_4_rows_V_full_n or ap_reg_ready_img_4_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_4_rows_V_full_n)) begin
        ap_sig_ready_img_4_rows_V_full_n = img_4_rows_V_full_n;
    end else begin
        ap_sig_ready_img_4_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_5_cols_V_full_n assign process. ///
always @ (img_5_cols_V_full_n or ap_reg_ready_img_5_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_5_cols_V_full_n)) begin
        ap_sig_ready_img_5_cols_V_full_n = img_5_cols_V_full_n;
    end else begin
        ap_sig_ready_img_5_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_5_rows_V_full_n assign process. ///
always @ (img_5_rows_V_full_n or ap_reg_ready_img_5_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_5_rows_V_full_n)) begin
        ap_sig_ready_img_5_rows_V_full_n = img_5_rows_V_full_n;
    end else begin
        ap_sig_ready_img_5_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_6_cols_V_channel_full_n assign process. ///
always @ (img_6_cols_V_channel_full_n or ap_reg_ready_img_6_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_6_cols_V_channel_full_n)) begin
        ap_sig_ready_img_6_cols_V_channel_full_n = img_6_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_img_6_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_6_cols_V_full_n assign process. ///
always @ (img_6_cols_V_full_n or ap_reg_ready_img_6_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_6_cols_V_full_n)) begin
        ap_sig_ready_img_6_cols_V_full_n = img_6_cols_V_full_n;
    end else begin
        ap_sig_ready_img_6_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_6_rows_V_channel_full_n assign process. ///
always @ (img_6_rows_V_channel_full_n or ap_reg_ready_img_6_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_6_rows_V_channel_full_n)) begin
        ap_sig_ready_img_6_rows_V_channel_full_n = img_6_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_img_6_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_6_rows_V_full_n assign process. ///
always @ (img_6_rows_V_full_n or ap_reg_ready_img_6_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_6_rows_V_full_n)) begin
        ap_sig_ready_img_6_rows_V_full_n = img_6_rows_V_full_n;
    end else begin
        ap_sig_ready_img_6_rows_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_7_cols_V_full_n assign process. ///
always @ (img_7_cols_V_full_n or ap_reg_ready_img_7_cols_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_7_cols_V_full_n)) begin
        ap_sig_ready_img_7_cols_V_full_n = img_7_cols_V_full_n;
    end else begin
        ap_sig_ready_img_7_cols_V_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_7_rows_V_full_n assign process. ///
always @ (img_7_rows_V_full_n or ap_reg_ready_img_7_rows_V_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_7_rows_V_full_n)) begin
        ap_sig_ready_img_7_rows_V_full_n = img_7_rows_V_full_n;
    end else begin
        ap_sig_ready_img_7_rows_V_full_n = ap_const_logic_1;
    end
end

/// sobel_Block_proc_U0_ap_continue assign process. ///
always @ (ap_sig_ready_img_2_rows_V_channel_full_n or ap_sig_ready_img_0_rows_V_channel_full_n or ap_sig_ready_img_0_rows_V_channel1_full_n or ap_sig_ready_img_0_cols_V_channel_full_n or ap_sig_ready_img_0_cols_V_channel1_full_n or ap_sig_ready_img_1_rows_V_full_n or ap_sig_ready_img_1_cols_V_full_n or ap_sig_ready_img_2_cols_V_channel_full_n or ap_sig_ready_img_2_rows_V_full_n or ap_sig_ready_img_2_cols_V_full_n or ap_sig_ready_img_3_rows_V_full_n or ap_sig_ready_img_3_rows_V_channel_full_n or ap_sig_ready_img_3_cols_V_full_n or ap_sig_ready_img_3_cols_V_channel_full_n or ap_sig_ready_img_6_cols_V_full_n or ap_sig_ready_img_4_rows_V_full_n or ap_sig_ready_img_4_cols_V_full_n or ap_sig_ready_img_5_rows_V_full_n or ap_sig_ready_img_5_cols_V_full_n or ap_sig_ready_img_6_rows_V_full_n or ap_sig_ready_img_6_rows_V_channel_full_n or ap_sig_ready_img_6_cols_V_channel_full_n or ap_sig_ready_img_7_rows_V_full_n or ap_sig_ready_img_7_cols_V_full_n)
begin
    if (((ap_sig_ready_img_2_rows_V_channel_full_n == ap_const_logic_1) & (ap_const_logic_1 == ap_sig_ready_img_0_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_0_rows_V_channel1_full_n) & (ap_const_logic_1 == ap_sig_ready_img_0_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_0_cols_V_channel1_full_n) & (ap_const_logic_1 == ap_sig_ready_img_1_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_1_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_2_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_2_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_2_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_3_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_3_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_3_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_3_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_6_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_4_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_4_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_5_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_5_cols_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_6_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_6_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_6_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_7_rows_V_full_n) & (ap_const_logic_1 == ap_sig_ready_img_7_cols_V_full_n))) begin
        sobel_Block_proc_U0_ap_continue = ap_const_logic_1;
    end else begin
        sobel_Block_proc_U0_ap_continue = ap_const_logic_0;
    end
end
assign INPUT_STREAM_TREADY = sobel_AXIvideo2Mat_U0_INPUT_STREAM_TREADY;
assign OUTPUT_STREAM_TDATA = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TDATA;
assign OUTPUT_STREAM_TDEST = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TDEST;
assign OUTPUT_STREAM_TID = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TID;
assign OUTPUT_STREAM_TKEEP = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TKEEP;
assign OUTPUT_STREAM_TLAST = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TLAST;
assign OUTPUT_STREAM_TSTRB = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TSTRB;
assign OUTPUT_STREAM_TUSER = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TUSER;
assign OUTPUT_STREAM_TVALID = sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TVALID;
assign ap_done = ap_sig_hs_done;
assign ap_ready = ap_sig_top_allready;

/// ap_rst_n_inv assign process. ///
always @ (ap_rst_n)
begin
    ap_rst_n_inv = ~ap_rst_n;
end
assign ap_sig_hs_continue = ap_const_logic_1;
assign ap_sig_top_allready = sobel_AXIvideo2Mat_U0_ap_ready;
assign img_0_cols_V_channel1_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_cols_V_channel1_din = sobel_Block_proc_U0_ap_return_3;
assign img_0_cols_V_channel1_read = sobel_CvtColor_U0_ap_ready;
assign img_0_cols_V_channel1_write = ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel1;
assign img_0_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_cols_V_channel_din = sobel_Block_proc_U0_ap_return_2;
assign img_0_cols_V_channel_read = sobel_AXIvideo2Mat_U0_ap_ready;
assign img_0_cols_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_0_cols_V_channel;
assign img_0_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_data_stream_0_V_din = sobel_AXIvideo2Mat_U0_img_data_stream_0_V_din;
assign img_0_data_stream_0_V_read = sobel_CvtColor_U0_p_src_data_stream_0_V_read;
assign img_0_data_stream_0_V_write = sobel_AXIvideo2Mat_U0_img_data_stream_0_V_write;
assign img_0_data_stream_1_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_data_stream_1_V_din = sobel_AXIvideo2Mat_U0_img_data_stream_1_V_din;
assign img_0_data_stream_1_V_read = sobel_CvtColor_U0_p_src_data_stream_1_V_read;
assign img_0_data_stream_1_V_write = sobel_AXIvideo2Mat_U0_img_data_stream_1_V_write;
assign img_0_data_stream_2_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_data_stream_2_V_din = sobel_AXIvideo2Mat_U0_img_data_stream_2_V_din;
assign img_0_data_stream_2_V_read = sobel_CvtColor_U0_p_src_data_stream_2_V_read;
assign img_0_data_stream_2_V_write = sobel_AXIvideo2Mat_U0_img_data_stream_2_V_write;
assign img_0_rows_V_channel1_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_rows_V_channel1_din = sobel_Block_proc_U0_ap_return_1;
assign img_0_rows_V_channel1_read = sobel_CvtColor_U0_ap_ready;
assign img_0_rows_V_channel1_write = ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel1;
assign img_0_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_rows_V_channel_din = sobel_Block_proc_U0_ap_return_0;
assign img_0_rows_V_channel_read = sobel_AXIvideo2Mat_U0_ap_ready;
assign img_0_rows_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_0_rows_V_channel;
assign img_1_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_1_cols_V_din = sobel_Block_proc_U0_ap_return_5;
assign img_1_cols_V_read = sobel_Duplicate_720_1280_0_0_U0_ap_ready;
assign img_1_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_1_cols_V;
assign img_1_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_1_data_stream_0_V_din = sobel_CvtColor_U0_p_dst_data_stream_V_din;
assign img_1_data_stream_0_V_read = sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_read;
assign img_1_data_stream_0_V_write = sobel_CvtColor_U0_p_dst_data_stream_V_write;
assign img_1_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_1_rows_V_din = sobel_Block_proc_U0_ap_return_4;
assign img_1_rows_V_read = sobel_Duplicate_720_1280_0_0_U0_ap_ready;
assign img_1_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_1_rows_V;
assign img_2_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_cols_V_channel_din = sobel_Block_proc_U0_ap_return_9;
assign img_2_cols_V_channel_read = sobel_Sobel_U0_ap_ready;
assign img_2_cols_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_2_cols_V_channel;
assign img_2_cols_V_din = sobel_Block_proc_U0_ap_return_8;
assign img_2_cols_V_read = sobel_Duplicate_720_1280_0_0_U0_ap_ready;
assign img_2_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_2_cols_V;
assign img_2_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_data_stream_0_V_din = sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_din;
assign img_2_data_stream_0_V_read = sobel_Sobel_U0_p_src_data_stream_V_read;
assign img_2_data_stream_0_V_write = sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_write;
assign img_2_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_rows_V_channel_din = sobel_Block_proc_U0_ap_return_7;
assign img_2_rows_V_channel_read = sobel_Sobel_U0_ap_ready;
assign img_2_rows_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_2_rows_V_channel;
assign img_2_rows_V_din = sobel_Block_proc_U0_ap_return_6;
assign img_2_rows_V_read = sobel_Duplicate_720_1280_0_0_U0_ap_ready;
assign img_2_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_2_rows_V;
assign img_3_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_cols_V_channel_din = sobel_Block_proc_U0_ap_return_13;
assign img_3_cols_V_channel_read = sobel_Sobel_1_U0_ap_ready;
assign img_3_cols_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_3_cols_V_channel;
assign img_3_cols_V_din = sobel_Block_proc_U0_ap_return_12;
assign img_3_cols_V_read = sobel_Duplicate_720_1280_0_0_U0_ap_ready;
assign img_3_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_3_cols_V;
assign img_3_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_data_stream_0_V_din = sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_din;
assign img_3_data_stream_0_V_read = sobel_Sobel_1_U0_p_src_data_stream_V_read;
assign img_3_data_stream_0_V_write = sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_write;
assign img_3_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_rows_V_channel_din = sobel_Block_proc_U0_ap_return_11;
assign img_3_rows_V_channel_read = sobel_Sobel_1_U0_ap_ready;
assign img_3_rows_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_3_rows_V_channel;
assign img_3_rows_V_din = sobel_Block_proc_U0_ap_return_10;
assign img_3_rows_V_read = sobel_Duplicate_720_1280_0_0_U0_ap_ready;
assign img_3_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_3_rows_V;
assign img_4_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_4_cols_V_din = sobel_Block_proc_U0_ap_return_15;
assign img_4_cols_V_read = sobel_AddWeighted_U0_ap_ready;
assign img_4_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_4_cols_V;
assign img_4_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_4_data_stream_0_V_din = sobel_Sobel_U0_p_dst_data_stream_V_din;
assign img_4_data_stream_0_V_read = sobel_AddWeighted_U0_src1_data_stream_V_read;
assign img_4_data_stream_0_V_write = sobel_Sobel_U0_p_dst_data_stream_V_write;
assign img_4_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_4_rows_V_din = sobel_Block_proc_U0_ap_return_14;
assign img_4_rows_V_read = sobel_AddWeighted_U0_ap_ready;
assign img_4_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_4_rows_V;
assign img_5_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_5_cols_V_din = sobel_Block_proc_U0_ap_return_17;
assign img_5_cols_V_read = sobel_AddWeighted_U0_ap_ready;
assign img_5_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_5_cols_V;
assign img_5_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_5_data_stream_0_V_din = sobel_Sobel_1_U0_p_dst_data_stream_V_din;
assign img_5_data_stream_0_V_read = sobel_AddWeighted_U0_src2_data_stream_V_read;
assign img_5_data_stream_0_V_write = sobel_Sobel_1_U0_p_dst_data_stream_V_write;
assign img_5_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_5_rows_V_din = sobel_Block_proc_U0_ap_return_16;
assign img_5_rows_V_read = sobel_AddWeighted_U0_ap_ready;
assign img_5_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_5_rows_V;
assign img_6_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_6_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_6_cols_V_channel_din = sobel_Block_proc_U0_ap_return_21;
assign img_6_cols_V_channel_read = sobel_CvtColor_1_U0_ap_ready;
assign img_6_cols_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_6_cols_V_channel;
assign img_6_cols_V_din = sobel_Block_proc_U0_ap_return_20;
assign img_6_cols_V_read = sobel_AddWeighted_U0_ap_ready;
assign img_6_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_6_cols_V;
assign img_6_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_6_data_stream_0_V_din = sobel_AddWeighted_U0_dst_data_stream_V_din;
assign img_6_data_stream_0_V_read = sobel_CvtColor_1_U0_p_src_data_stream_V_read;
assign img_6_data_stream_0_V_write = sobel_AddWeighted_U0_dst_data_stream_V_write;
assign img_6_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_6_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_6_rows_V_channel_din = sobel_Block_proc_U0_ap_return_19;
assign img_6_rows_V_channel_read = sobel_CvtColor_1_U0_ap_ready;
assign img_6_rows_V_channel_write = ap_chn_write_sobel_Block_proc_U0_img_6_rows_V_channel;
assign img_6_rows_V_din = sobel_Block_proc_U0_ap_return_18;
assign img_6_rows_V_read = sobel_AddWeighted_U0_ap_ready;
assign img_6_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_6_rows_V;
assign img_7_cols_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_7_cols_V_din = sobel_Block_proc_U0_ap_return_23;
assign img_7_cols_V_read = sobel_Mat2AXIvideo_U0_ap_ready;
assign img_7_cols_V_write = ap_chn_write_sobel_Block_proc_U0_img_7_cols_V;
assign img_7_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_7_data_stream_0_V_din = sobel_CvtColor_1_U0_p_dst_data_stream_0_V_din;
assign img_7_data_stream_0_V_read = sobel_Mat2AXIvideo_U0_img_data_stream_0_V_read;
assign img_7_data_stream_0_V_write = sobel_CvtColor_1_U0_p_dst_data_stream_0_V_write;
assign img_7_data_stream_1_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_7_data_stream_1_V_din = sobel_CvtColor_1_U0_p_dst_data_stream_1_V_din;
assign img_7_data_stream_1_V_read = sobel_Mat2AXIvideo_U0_img_data_stream_1_V_read;
assign img_7_data_stream_1_V_write = sobel_CvtColor_1_U0_p_dst_data_stream_1_V_write;
assign img_7_data_stream_2_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_7_data_stream_2_V_din = sobel_CvtColor_1_U0_p_dst_data_stream_2_V_din;
assign img_7_data_stream_2_V_read = sobel_Mat2AXIvideo_U0_img_data_stream_2_V_read;
assign img_7_data_stream_2_V_write = sobel_CvtColor_1_U0_p_dst_data_stream_2_V_write;
assign img_7_rows_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_7_rows_V_din = sobel_Block_proc_U0_ap_return_22;
assign img_7_rows_V_read = sobel_Mat2AXIvideo_U0_ap_ready;
assign img_7_rows_V_write = ap_chn_write_sobel_Block_proc_U0_img_7_rows_V;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TDATA = INPUT_STREAM_TDATA;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TDEST = INPUT_STREAM_TDEST;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TID = INPUT_STREAM_TID;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TKEEP = INPUT_STREAM_TKEEP;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TLAST = INPUT_STREAM_TLAST;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TSTRB = INPUT_STREAM_TSTRB;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TUSER = INPUT_STREAM_TUSER;
assign sobel_AXIvideo2Mat_U0_INPUT_STREAM_TVALID = INPUT_STREAM_TVALID;
assign sobel_AXIvideo2Mat_U0_ap_continue = ap_const_logic_1;
assign sobel_AXIvideo2Mat_U0_ap_start = (ap_start & img_0_rows_V_channel_empty_n & img_0_cols_V_channel_empty_n);
assign sobel_AXIvideo2Mat_U0_img_cols_V_read = img_0_cols_V_channel_dout;
assign sobel_AXIvideo2Mat_U0_img_data_stream_0_V_full_n = img_0_data_stream_0_V_full_n;
assign sobel_AXIvideo2Mat_U0_img_data_stream_1_V_full_n = img_0_data_stream_1_V_full_n;
assign sobel_AXIvideo2Mat_U0_img_data_stream_2_V_full_n = img_0_data_stream_2_V_full_n;
assign sobel_AXIvideo2Mat_U0_img_rows_V_read = img_0_rows_V_channel_dout;
assign sobel_AddWeighted_U0_ap_continue = ap_const_logic_1;
assign sobel_AddWeighted_U0_ap_start = (img_4_rows_V_empty_n & img_4_cols_V_empty_n & img_5_rows_V_empty_n & img_5_cols_V_empty_n & img_6_rows_V_empty_n & img_6_cols_V_empty_n);
assign sobel_AddWeighted_U0_dst_cols_V_read = img_6_cols_V_dout;
assign sobel_AddWeighted_U0_dst_data_stream_V_full_n = img_6_data_stream_0_V_full_n;
assign sobel_AddWeighted_U0_dst_rows_V_read = img_6_rows_V_dout;
assign sobel_AddWeighted_U0_src1_cols_V_read = img_4_cols_V_dout;
assign sobel_AddWeighted_U0_src1_data_stream_V_dout = img_4_data_stream_0_V_dout;
assign sobel_AddWeighted_U0_src1_data_stream_V_empty_n = img_4_data_stream_0_V_empty_n;
assign sobel_AddWeighted_U0_src1_rows_V_read = img_4_rows_V_dout;
assign sobel_AddWeighted_U0_src2_cols_V_read = img_5_cols_V_dout;
assign sobel_AddWeighted_U0_src2_data_stream_V_dout = img_5_data_stream_0_V_dout;
assign sobel_AddWeighted_U0_src2_data_stream_V_empty_n = img_5_data_stream_0_V_empty_n;
assign sobel_AddWeighted_U0_src2_rows_V_read = img_5_rows_V_dout;
assign sobel_Block_proc_U0_ap_start = ap_start;
assign sobel_Block_proc_U0_cols = cols;
assign sobel_Block_proc_U0_rows = rows;
assign sobel_CvtColor_1_U0_ap_continue = ap_const_logic_1;
assign sobel_CvtColor_1_U0_ap_start = (img_6_rows_V_channel_empty_n & img_6_cols_V_channel_empty_n);
assign sobel_CvtColor_1_U0_p_dst_data_stream_0_V_full_n = img_7_data_stream_0_V_full_n;
assign sobel_CvtColor_1_U0_p_dst_data_stream_1_V_full_n = img_7_data_stream_1_V_full_n;
assign sobel_CvtColor_1_U0_p_dst_data_stream_2_V_full_n = img_7_data_stream_2_V_full_n;
assign sobel_CvtColor_1_U0_p_src_cols_V_read = img_6_cols_V_channel_dout;
assign sobel_CvtColor_1_U0_p_src_data_stream_V_dout = img_6_data_stream_0_V_dout;
assign sobel_CvtColor_1_U0_p_src_data_stream_V_empty_n = img_6_data_stream_0_V_empty_n;
assign sobel_CvtColor_1_U0_p_src_rows_V_read = img_6_rows_V_channel_dout;
assign sobel_CvtColor_U0_ap_continue = ap_const_logic_1;
assign sobel_CvtColor_U0_ap_start = (img_0_rows_V_channel1_empty_n & img_0_cols_V_channel1_empty_n);
assign sobel_CvtColor_U0_p_dst_data_stream_V_full_n = img_1_data_stream_0_V_full_n;
assign sobel_CvtColor_U0_p_src_cols_V_read = img_0_cols_V_channel1_dout;
assign sobel_CvtColor_U0_p_src_data_stream_0_V_dout = img_0_data_stream_0_V_dout;
assign sobel_CvtColor_U0_p_src_data_stream_0_V_empty_n = img_0_data_stream_0_V_empty_n;
assign sobel_CvtColor_U0_p_src_data_stream_1_V_dout = img_0_data_stream_1_V_dout;
assign sobel_CvtColor_U0_p_src_data_stream_1_V_empty_n = img_0_data_stream_1_V_empty_n;
assign sobel_CvtColor_U0_p_src_data_stream_2_V_dout = img_0_data_stream_2_V_dout;
assign sobel_CvtColor_U0_p_src_data_stream_2_V_empty_n = img_0_data_stream_2_V_empty_n;
assign sobel_CvtColor_U0_p_src_rows_V_read = img_0_rows_V_channel1_dout;
assign sobel_Duplicate_720_1280_0_0_U0_ap_continue = ap_const_logic_1;
assign sobel_Duplicate_720_1280_0_0_U0_ap_start = (img_1_rows_V_empty_n & img_1_cols_V_empty_n & img_2_rows_V_empty_n & img_2_cols_V_empty_n & img_3_rows_V_empty_n & img_3_cols_V_empty_n);
assign sobel_Duplicate_720_1280_0_0_U0_dst1_cols_V_read = img_2_cols_V_dout;
assign sobel_Duplicate_720_1280_0_0_U0_dst1_data_stream_V_full_n = img_2_data_stream_0_V_full_n;
assign sobel_Duplicate_720_1280_0_0_U0_dst1_rows_V_read = img_2_rows_V_dout;
assign sobel_Duplicate_720_1280_0_0_U0_dst2_cols_V_read = img_3_cols_V_dout;
assign sobel_Duplicate_720_1280_0_0_U0_dst2_data_stream_V_full_n = img_3_data_stream_0_V_full_n;
assign sobel_Duplicate_720_1280_0_0_U0_dst2_rows_V_read = img_3_rows_V_dout;
assign sobel_Duplicate_720_1280_0_0_U0_src_cols_V_read = img_1_cols_V_dout;
assign sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_dout = img_1_data_stream_0_V_dout;
assign sobel_Duplicate_720_1280_0_0_U0_src_data_stream_V_empty_n = img_1_data_stream_0_V_empty_n;
assign sobel_Duplicate_720_1280_0_0_U0_src_rows_V_read = img_1_rows_V_dout;
assign sobel_Mat2AXIvideo_U0_OUTPUT_STREAM_TREADY = OUTPUT_STREAM_TREADY;
assign sobel_Mat2AXIvideo_U0_ap_continue = ap_sig_hs_continue;
assign sobel_Mat2AXIvideo_U0_ap_start = (img_7_rows_V_empty_n & img_7_cols_V_empty_n);
assign sobel_Mat2AXIvideo_U0_img_cols_V_read = img_7_cols_V_dout;
assign sobel_Mat2AXIvideo_U0_img_data_stream_0_V_dout = img_7_data_stream_0_V_dout;
assign sobel_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n = img_7_data_stream_0_V_empty_n;
assign sobel_Mat2AXIvideo_U0_img_data_stream_1_V_dout = img_7_data_stream_1_V_dout;
assign sobel_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n = img_7_data_stream_1_V_empty_n;
assign sobel_Mat2AXIvideo_U0_img_data_stream_2_V_dout = img_7_data_stream_2_V_dout;
assign sobel_Mat2AXIvideo_U0_img_data_stream_2_V_empty_n = img_7_data_stream_2_V_empty_n;
assign sobel_Mat2AXIvideo_U0_img_rows_V_read = img_7_rows_V_dout;
assign sobel_Sobel_1_U0_ap_continue = ap_const_logic_1;
assign sobel_Sobel_1_U0_ap_start = (img_3_rows_V_channel_empty_n & img_3_cols_V_channel_empty_n);
assign sobel_Sobel_1_U0_p_dst_data_stream_V_full_n = img_5_data_stream_0_V_full_n;
assign sobel_Sobel_1_U0_p_src_cols_V_read = img_3_cols_V_channel_dout;
assign sobel_Sobel_1_U0_p_src_data_stream_V_dout = img_3_data_stream_0_V_dout;
assign sobel_Sobel_1_U0_p_src_data_stream_V_empty_n = img_3_data_stream_0_V_empty_n;
assign sobel_Sobel_1_U0_p_src_rows_V_read = img_3_rows_V_channel_dout;
assign sobel_Sobel_U0_ap_continue = ap_const_logic_1;
assign sobel_Sobel_U0_ap_start = (img_2_rows_V_channel_empty_n & img_2_cols_V_channel_empty_n);
assign sobel_Sobel_U0_p_dst_data_stream_V_full_n = img_4_data_stream_0_V_full_n;
assign sobel_Sobel_U0_p_src_cols_V_read = img_2_cols_V_channel_dout;
assign sobel_Sobel_U0_p_src_data_stream_V_dout = img_2_data_stream_0_V_dout;
assign sobel_Sobel_U0_p_src_data_stream_V_empty_n = img_2_data_stream_0_V_empty_n;
assign sobel_Sobel_U0_p_src_rows_V_read = img_2_rows_V_channel_dout;


endmodule //sobel

