gain_setting,component,model,term,alpha,stderr,ratio
L3,PC1,linear,1,-1138.6333664074045,122.6879632706855,9.280725965718794
L3,PC1,linear,THERM_FPGA,-0.010691811259476935,0.008720220645896474,1.2260941200505338
L3,PC1,linear,SPE_ADC1_T,0.09776803123823186,0.014362109963275384,6.80735849316218
L3,PC1,linear,SPE_1VAD8_V,499.3474678831273,58.906626105336585,8.476932068562139
L3,PC1,linear,VMON_1V2D,123.30146899728534,28.574529961298452,4.315083018488344
L3,PC1,linear,SPE_1VAD8_C,184.2846463814537,27.529848247403574,6.693994268523952
L3,PC1,linear,PFPS_PA3_T,-0.05167826598571157,0.0032769744633843936,15.770115563347812
L3,PC1,quadratic,1,-567.3606417606981,65.11582107663396,8.71309971032967
L3,PC1,quadratic,THERM_FPGA,0.32471760178785286,0.04622434807490397,7.024817337859826
L3,PC1,quadratic,SPE_ADC1_T,-0.2782287646266054,0.06735382446638066,4.130853248956663
L3,PC1,quadratic,SPE_1VAD8_V,424.3022074236388,22.828956576706084,18.586141070353726
L3,PC1,quadratic,VMON_1V2D,-231.69030155514213,53.61239905202988,4.321580560688784
L3,PC1,quadratic,SPE_1VAD8_C,175.04433538430806,14.360905827785071,12.18894807078515
L3,PC1,quadratic,PFPS_PA3_T,-0.08371659428692904,0.002792376384061686,29.980411940441215
L3,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.010028469445474086,0.0009407693937970395,10.659859378501015
L3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.02055384155360085,0.0018678700719031874,11.003892541978779
L3,PC1,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0008242380005133165,6.37669716798479e-05,12.92578240427557
L3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,-0.030820111974814823,0.0026417355348467815,11.666615211201437
L3,PC2,linear,1,-263.2838276793134,151.64961919612296,1.736132468218189
L3,PC2,linear,THERM_FPGA,0.10103299158251478,0.011291677157521244,8.947562897263492
L3,PC2,linear,SPE_ADC1_T,-0.08219971334896714,0.017840669437406923,4.607434358747615
L3,PC2,linear,SPE_1VAD8_V,-47.67468062134,73.02799439334505,0.6528274672936182
L3,PC2,linear,VMON_1V2D,303.6205152558449,36.64235725439302,8.286053027318381
L3,PC2,linear,SPE_1VAD8_C,-42.47731333773822,34.797400844574376,1.22070362460308
L3,PC2,linear,PFPS_PA3_T,-0.03925741207361999,0.004228442009859969,9.284131597897934
L3,PC2,quadratic,1,149.13653141485185,333.775862359348,0.44681640655695243
L3,PC2,quadratic,THERM_FPGA,0.439390306370536,0.20460123547217385,2.1475447367486398
L3,PC2,quadratic,SPE_ADC1_T,-0.32674262196515885,0.30930808747596983,1.0563662419287485
L3,PC2,quadratic,SPE_1VAD8_V,125.82136601792057,112.60626996399168,1.1173566628053189
L3,PC2,quadratic,VMON_1V2D,-337.55343756558807,256.1936118583116,1.3175716409052098
L3,PC2,quadratic,SPE_1VAD8_C,72.04536535152498,67.35619191395682,1.0696175556296037
L3,PC2,quadratic,PFPS_PA3_T,-0.10800376373509242,0.0131809720446646,8.193914938072435
L3,PC2,quadratic,THERM_FPGA*THERM_FPGA,0.012548983478210068,0.004497005587724427,2.79051987670758
L3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.022136825354788586,0.009242981622922782,2.3949874897391132
L3,PC2,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0015001273862760012,0.00028627685477479144,5.240128083201567
L3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,-0.036013064446027976,0.01285204170541993,2.8021278853180687
L3,PC3,linear,1,-544.2703926822429,78.1823190529932,6.961553446800778
L3,PC3,linear,THERM_FPGA,0.033179583286811365,0.0092607252596696,3.5828277328675586
L3,PC3,linear,SPE_ADC1_T,-0.015137598698344412,0.012856473288286258,1.1774301053568497
L3,PC3,linear,SPE_1VAD8_V,223.92209997003934,37.579560686756416,5.958614094415232
L3,PC3,linear,VMON_1V2D,86.32365053719337,28.227807058180716,3.0581068645988165
L3,PC3,linear,SPE_1VAD8_C,67.81501715828809,17.479358256965252,3.8797200767519517
L3,PC3,linear,PFPS_PA3_T,-0.001171912713220813,0.0023180652591411276,0.5055563938933373
L3,PC3,quadratic,1,676.9704036771848,162.97918216534003,4.153723160731093
L3,PC3,quadratic,THERM_FPGA,0.3687791570109794,0.06720444257129946,5.487422302770076
L3,PC3,quadratic,SPE_ADC1_T,-0.5344210588143735,0.10708492110965577,4.9906284963045575
L3,PC3,quadratic,SPE_1VAD8_V,-21.743060755451847,49.20663888600899,0.4418725043549782
L3,PC3,quadratic,VMON_1V2D,-524.3447207558514,88.47542023905484,5.926445100109229
L3,PC3,quadratic,SPE_1VAD8_C,-21.459131976916243,23.715968197283665,0.904838959067844
L3,PC3,quadratic,PFPS_PA3_T,-0.009939859964026614,0.0038192645427474765,2.6025586478165623
L3,PC3,quadratic,THERM_FPGA*THERM_FPGA,0.009291453527107828,0.001545542792292246,6.011773710469293
L3,PC3,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.019480607633925916,0.003239931632297008,6.012660094347358
L3,PC3,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0008253231116841092,8.658270835978994e-05,9.5321932903106
L3,PC3,quadratic,THERM_FPGA*SPE_ADC1_T,-0.027707985504222515,0.0044668272669871,6.2030573040071255
M3,PC1,linear,1,-307.14843072502634,24.39930513218189,12.588408934642468
M3,PC1,linear,THERM_FPGA,0.008183947893956045,0.004826911977375601,1.695483143739793
M3,PC1,linear,SPE_ADC1_T,-0.013100332081593002,0.005070743766382079,2.583512929295567
M3,PC1,linear,SPE_1VAD8_V,40.205314607427994,8.006693522892522,5.0214629163054685
M3,PC1,linear,VMON_1V2D,186.43404539339568,13.124209242229751,14.205354543838503
M3,PC1,linear,SPE_1VAD8_C,41.63330177175228,5.068200534900325,8.214612165611769
M3,PC1,linear,PFPS_PA3_T,-0.03031727060668099,0.0016082020838882043,18.851654845131094
M3,PC1,quadratic,1,-328.5417652244735,110.58222531896628,2.971017849178012
M3,PC1,quadratic,THERM_FPGA,-0.18862539503008785,0.07230550504977991,2.6087279924291464
M3,PC1,quadratic,SPE_ADC1_T,0.18717276940520225,0.11530285703977423,1.6233142370499647
M3,PC1,quadratic,SPE_1VAD8_V,78.720641714794,27.627108327625646,2.8493985248567446
M3,PC1,quadratic,VMON_1V2D,138.30434841097497,50.035980111810225,2.76409791717721
M3,PC1,quadratic,SPE_1VAD8_C,64.73320201685542,21.671883563645412,2.9869670454231017
M3,PC1,quadratic,PFPS_PA3_T,-0.00879179851368805,0.00668482591779417,1.3151873544358699
M3,PC1,quadratic,THERM_FPGA*THERM_FPGA,-0.00474469426252231,0.001839206784480535,2.579750304619717
M3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.008633315310033043,0.003788682698687219,2.278711625289838
M3,PC1,quadratic,PFPS_PA3_T*PFPS_PA3_T,-0.0002817402930008067,5.8940242948385024e-05,4.780100639346388
M3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,0.013661946130272148,0.005353243738839814,2.55208744394535
M3,PC2,linear,1,-571.6739226076747,53.534832366093774,10.678541378411857
M3,PC2,linear,THERM_FPGA,0.05772953511414691,0.008731027717960893,6.61199769133587
M3,PC2,linear,SPE_ADC1_T,0.06950631425387588,0.009077185447727941,7.657253964253161
M3,PC2,linear,SPE_1VAD8_V,198.1294944722493,15.938263899362225,12.431058722787085
M3,PC2,linear,VMON_1V2D,137.13561862443927,28.714161512198796,4.775887973123616
M3,PC2,linear,SPE_1VAD8_C,141.9541932165563,9.54338486742004,14.874616835497301
M3,PC2,linear,PFPS_PA3_T,-0.0868701621721697,0.0029918985580429827,29.03512952958938
M3,PC2,quadratic,1,-1539.251460317131,104.45887282460153,14.73547836287408
M3,PC2,quadratic,THERM_FPGA,-0.08757919394262792,0.044674571088570265,1.9603813043665586
M3,PC2,quadratic,SPE_ADC1_T,0.6377275256986943,0.06671847138087691,9.558485266517692
M3,PC2,quadratic,SPE_1VAD8_V,306.2958117212934,16.45836132982374,18.610346776520405
M3,PC2,quadratic,VMON_1V2D,751.0932213805331,60.560965608778886,12.402266275484468
M3,PC2,quadratic,SPE_1VAD8_C,239.8296044087744,14.58710981964711,16.441200990051662
M3,PC2,quadratic,PFPS_PA3_T,-0.1990033547014307,0.010843478601959432,18.352353705523107
M3,PC2,quadratic,THERM_FPGA*THERM_FPGA,-0.0035753821344863823,0.0011372508196185232,3.143881782987591
M3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.008749382007720408,0.0022755257394100766,3.84499364528773
M3,PC2,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.000541396050655979,6.47354770418585e-05,8.363204774190631
M3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.008429837125906559,0.0032709059249888,2.5772178470511724
M3,PC3,linear,1,-415.39468414030057,75.32032285520866,5.515041205264492
M3,PC3,linear,THERM_FPGA,0.11132839536887928,0.01154050709061905,9.646750744547003
M3,PC3,linear,SPE_ADC1_T,-0.12069836449878135,0.0075353626010470865,16.017592103930014
M3,PC3,linear,SPE_1VAD8_V,15.776039137905526,24.46672075033342,0.6447958146451048
M3,PC3,linear,VMON_1V2D,320.53401304152595,28.054945127308113,11.425223310436087
M3,PC3,linear,SPE_1VAD8_C,17.256042464710923,16.984765400431815,1.0159717875333274
M3,PC3,linear,PFPS_PA3_T,-0.013658403854877044,0.0065130501318249705,2.0970825616921713
M3,PC3,quadratic,1,-1708.397832200159,298.60201483569017,5.721320511317474
M3,PC3,quadratic,THERM_FPGA,-0.11802789356781551,0.18412995642925115,0.6410032123869304
M3,PC3,quadratic,SPE_ADC1_T,0.5550030239638281,0.2959427223562343,1.875373111205471
M3,PC3,quadratic,SPE_1VAD8_V,234.68909638621977,76.51758091331445,3.0671264510060157
M3,PC3,quadratic,VMON_1V2D,1014.9077931298878,130.2034405318121,7.794784753648036
M3,PC3,quadratic,SPE_1VAD8_C,205.36953106186127,57.7580469839112,3.555686900546828
M3,PC3,quadratic,PFPS_PA3_T,-0.1296669814432803,0.019136930423138975,6.7757460876012
M3,PC3,quadratic,THERM_FPGA*THERM_FPGA,-0.006323355791344576,0.004627911518291764,1.3663519205913055
M3,PC3,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.01613258319238925,0.009585091652943552,1.6830911770608874
M3,PC3,quadratic,PFPS_PA3_T*PFPS_PA3_T,3.626905248582668e-05,0.00014525336235179616,0.24969509757705233
M3,PC3,quadratic,THERM_FPGA*SPE_ADC1_T,0.019125098876088875,0.013495129683407618,1.4171852605168629
H3,PC1,linear,1,328.07643965773735,14.514597189045562,22.603206646708927
H3,PC1,linear,THERM_FPGA,-0.015623836507102418,0.0024917653322952494,6.270187767927076
H3,PC1,linear,SPE_ADC1_T,-0.012193859452521938,0.0022356536664132507,5.45427032626437
H3,PC1,linear,SPE_1VAD8_V,-173.85424164449944,4.263465014297001,40.7776869427803
H3,PC1,linear,VMON_1V2D,15.553582292710606,7.0813949232777835,2.196400915529123
H3,PC1,linear,SPE_1VAD8_C,-71.02957642226738,4.642861483148953,15.298663696960567
H3,PC1,linear,PFPS_PA3_T,-0.03070118209692363,0.0011949392454135214,25.692672003838286
H3,PC1,quadratic,1,303.47902011553975,41.17200868594836,7.371003499742154
H3,PC1,quadratic,THERM_FPGA,0.05078774982461284,0.05229684154373149,0.9711437311590468
H3,PC1,quadratic,SPE_ADC1_T,-0.08744756935486787,0.07824910421384448,1.1175536158968056
H3,PC1,quadratic,SPE_1VAD8_V,-141.054504269195,17.65705361963274,7.988564078004361
H3,PC1,quadratic,VMON_1V2D,-17.517677028752534,37.482141932499516,0.4673606182992317
H3,PC1,quadratic,SPE_1VAD8_C,-61.703240366485446,11.264865239570591,5.4774947639619995
H3,PC1,quadratic,PFPS_PA3_T,-0.03503949122634091,0.005235504262909529,6.692667881979413
H3,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.0016206750629505565,0.00129361586029589,1.2528255973762241
H3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.0038348958624519827,0.0027058830407560176,1.4172437628274286
H3,PC1,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0002471755008358646,5.8363792906448124e-05,4.235082891752161
H3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,-0.005508489891689193,0.0037703745005170865,1.460992771655371
H3,PC2,linear,1,-503.2719010916727,107.92548759300006,4.663142250416058
H3,PC2,linear,THERM_FPGA,0.06020817502773923,0.014288813123720098,4.213658230842899
H3,PC2,linear,SPE_ADC1_T,0.05399953429671811,0.01046408688128607,5.160463106751403
H3,PC2,linear,SPE_1VAD8_V,182.0009292111068,33.36312410440899,5.455152480371438
H3,PC2,linear,VMON_1V2D,109.660255952548,41.104320296104156,2.6678523124232645
H3,PC2,linear,SPE_1VAD8_C,117.95983286379033,20.0186543026778,5.8924956233452415
H3,PC2,linear,PFPS_PA3_T,-0.07907062907169315,0.007682625680444222,10.292136095210767
H3,PC2,quadratic,1,674.8769715540308,187.24789677157779,3.604189863757497
H3,PC2,quadratic,THERM_FPGA,0.55818281454766,0.15801021739196022,3.532574182611441
H3,PC2,quadratic,SPE_ADC1_T,-0.4552916397447852,0.21550889347053825,2.1126350398482607
H3,PC2,quadratic,SPE_1VAD8_V,-54.51374582678676,60.499888138735486,0.9010553160326249
H3,PC2,quadratic,VMON_1V2D,-471.70373604766667,105.79955564599507,4.458466135963611
H3,PC2,quadratic,SPE_1VAD8_C,-34.17983202615955,29.94915344919175,1.1412620421523794
H3,PC2,quadratic,PFPS_PA3_T,-0.13313452636359507,0.011339566908273698,11.740706452065291
H3,PC2,quadratic,THERM_FPGA*THERM_FPGA,0.015800613596612167,0.003671113164840576,4.304038826135815
H3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,0.028941115314120747,0.007541035787770239,3.8378169960493134
H3,PC2,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0021285578706163877,0.00021328473902112077,9.979888295737862
H3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,-0.046485009793378995,0.010717472809924125,4.3373107277990925
H3,PC3,linear,1,-453.1402914555656,53.065532124894766,8.539258409565308
H3,PC3,linear,THERM_FPGA,0.09719401821023155,0.009827447821511402,9.890056907499682
H3,PC3,linear,SPE_ADC1_T,-0.10027066923634909,0.0070088430490321115,14.306308264414053
H3,PC3,linear,SPE_1VAD8_V,80.3239947982203,13.01105077905925,6.173520967845153
H3,PC3,linear,VMON_1V2D,244.31051239976003,25.85305334183328,9.449967443668903
H3,PC3,linear,SPE_1VAD8_C,44.98359979141241,9.128160786877007,4.928002567185555
H3,PC3,linear,PFPS_PA3_T,-0.00956485304741106,0.0038187344812383233,2.5047180144112584
H3,PC3,quadratic,1,647.2043635285614,185.16735926608828,3.4952400147291565
H3,PC3,quadratic,THERM_FPGA,-0.03470903666664649,0.17818393591550402,0.19479329878034424
H3,PC3,quadratic,SPE_ADC1_T,0.17199602605430447,0.24589016377823178,0.6994831489454275
H3,PC3,quadratic,SPE_1VAD8_V,-301.69608641513,63.199888860256415,4.7736806481135
H3,PC3,quadratic,VMON_1V2D,-38.21431665213877,118.60998010655331,0.3221846645434805
H3,PC3,quadratic,SPE_1VAD8_C,-139.27140600251073,28.018730128718044,4.970653750641014
H3,PC3,quadratic,PFPS_PA3_T,-0.04353479107298296,0.012578217004627593,3.461125774580474
H3,PC3,quadratic,THERM_FPGA*THERM_FPGA,-5.2387099552714256e-05,0.004148165360924882,0.01262898052382221
H3,PC3,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.004444790520605674,0.008583234056460215,0.5178456618295617
H3,PC3,quadratic,PFPS_PA3_T*PFPS_PA3_T,0.0007655264642484338,0.00023382584346392612,3.273917257852367
H3,PC3,quadratic,THERM_FPGA*SPE_ADC1_T,0.002238260545086912,0.01215776164292346,0.18410136757284698
