unit core_isa;

{$include sdkconfig.inc}

interface

uses
  hal;

const
  XCHAL_HAVE_BE = 0;
  XCHAL_HAVE_WINDOWED = 1;
  XCHAL_NUM_AREGS = 64;
  XCHAL_NUM_AREGS_LOG2 = 6;
  XCHAL_MAX_INSTRUCTION_SIZE = 3;
  XCHAL_HAVE_DEBUG = 1;
  XCHAL_HAVE_DENSITY = 1;
  XCHAL_HAVE_LOOPS = 1;
  XCHAL_LOOP_BUFFER_SIZE = 256;
  XCHAL_HAVE_NSA = 1;
  XCHAL_HAVE_MINMAX = 1;
  XCHAL_HAVE_SEXT = 1;
  XCHAL_HAVE_DEPBITS = 0;
  XCHAL_HAVE_CLAMPS = 1;
  XCHAL_HAVE_MUL16 = 1;
  XCHAL_HAVE_MUL32 = 1;
  XCHAL_HAVE_MUL32_HIGH = 1;
  XCHAL_HAVE_DIV32 = 1;
  XCHAL_HAVE_L32R = 1;
  XCHAL_HAVE_ABSOLUTE_LITERALS = 0;
  XCHAL_HAVE_CONST16 = 0;
  XCHAL_HAVE_ADDX = 1;
  XCHAL_HAVE_WIDE_BRANCHES = 0;
  XCHAL_HAVE_PREDICTED_BRANCHES = 0;
  XCHAL_HAVE_CALL4AND12 = 1;
  XCHAL_HAVE_ABS = 1;
  XCHAL_HAVE_RELEASE_SYNC = 1;
  XCHAL_HAVE_S32C1I = 1;
  XCHAL_HAVE_SPECULATION = 0;
  XCHAL_HAVE_FULL_RESET = 1;
  XCHAL_NUM_CONTEXTS = 1;
  XCHAL_NUM_MISC_REGS = 4;
  XCHAL_HAVE_TAP_MASTER = 0;
  XCHAL_HAVE_PRID = 1;
  XCHAL_HAVE_EXTERN_REGS = 1;
  XCHAL_HAVE_MX = 0;
  XCHAL_HAVE_MP_INTERRUPTS = 0;
  XCHAL_HAVE_MP_RUNSTALL = 0;
  XCHAL_HAVE_PSO = 0;
  XCHAL_HAVE_PSO_CDM = 0;
  XCHAL_HAVE_PSO_FULL_RETENTION = 0;
  XCHAL_HAVE_THREADPTR = 1;
  XCHAL_HAVE_BOOLEANS = 1;
  XCHAL_HAVE_CP = 1;
  XCHAL_CP_MAXCFG = 8;
  XCHAL_HAVE_MAC16 = 1;
  XCHAL_HAVE_FUSION = 0;
  XCHAL_HAVE_FUSION_FP = 0;
  XCHAL_HAVE_FUSION_LOW_POWER = 0;
  XCHAL_HAVE_FUSION_AES = 0;
  XCHAL_HAVE_FUSION_CONVENC = 0;
  XCHAL_HAVE_FUSION_LFSR_CRC = 0;
  XCHAL_HAVE_FUSION_BITOPS = 0;
  XCHAL_HAVE_FUSION_AVS = 0;
  XCHAL_HAVE_FUSION_16BIT_BASEBAND = 0;
  XCHAL_HAVE_FUSION_VITERBI = 0;
  XCHAL_HAVE_FUSION_SOFTDEMAP = 0;
  XCHAL_HAVE_HIFIPRO = 0;
  XCHAL_HAVE_HIFI4 = 0;
  XCHAL_HAVE_HIFI4_VFPU = 0;
  XCHAL_HAVE_HIFI3 = 0;
  XCHAL_HAVE_HIFI3_VFPU = 0;
  XCHAL_HAVE_HIFI2 = 0;
  XCHAL_HAVE_HIFI2EP = 0;
  XCHAL_HAVE_HIFI_MINI = 0;
  XCHAL_HAVE_VECTORFPU2005 = 0;
  XCHAL_HAVE_USER_DPFPU = 0;
  XCHAL_HAVE_USER_SPFPU = 0;
  XCHAL_HAVE_FP = 1;
  XCHAL_HAVE_FP_DIV = 1;
  XCHAL_HAVE_FP_RECIP = 1;
  XCHAL_HAVE_FP_SQRT = 1;
  XCHAL_HAVE_FP_RSQRT = 1;
  XCHAL_HAVE_DFP = 0;
  XCHAL_HAVE_DFP_DIV = 0;
  XCHAL_HAVE_DFP_RECIP = 0;
  XCHAL_HAVE_DFP_SQRT = 0;
  XCHAL_HAVE_DFP_RSQRT = 0;
  XCHAL_HAVE_DFP_ACCEL = 1;
  //XCHAL_HAVE_DFP_accel = XCHAL_HAVE_DFP_ACCEL;
  XCHAL_HAVE_DFPU_SINGLE_ONLY = 1;
  XCHAL_HAVE_DFPU_SINGLE_DOUBLE = 0;
  XCHAL_HAVE_VECTRA1 = 0;
  XCHAL_HAVE_VECTRALX = 0;
  XCHAL_HAVE_PDX4 = 0;
  XCHAL_HAVE_CONNXD2 = 0;
  XCHAL_HAVE_CONNXD2_DUALLSFLIX = 0;
  XCHAL_HAVE_BBE16 = 0;
  XCHAL_HAVE_BBE16_RSQRT = 0;
  XCHAL_HAVE_BBE16_VECDIV = 0;
  XCHAL_HAVE_BBE16_DESPREAD = 0;
  XCHAL_HAVE_BBENEP = 0;
  XCHAL_HAVE_BSP3 = 0;
  XCHAL_HAVE_BSP3_TRANSPOSE = 0;
  XCHAL_HAVE_SSP16 = 0;
  XCHAL_HAVE_SSP16_VITERBI = 0;
  XCHAL_HAVE_TURBO16 = 0;
  XCHAL_HAVE_BBP16 = 0;
  XCHAL_HAVE_FLIX3 = 0;
  XCHAL_HAVE_GRIVPEP = 0;
  XCHAL_HAVE_GRIVPEP_HISTOGRAM = 0;
  XCHAL_NUM_LOADSTORE_UNITS = 1;
  XCHAL_NUM_WRITEBUFFER_ENTRIES = 4;
  XCHAL_INST_FETCH_WIDTH = 4;
  XCHAL_DATA_WIDTH = 4;
  XCHAL_DATA_PIPE_DELAY = 2;
  XCHAL_CLOCK_GATING_GLOBAL = 1;
  XCHAL_CLOCK_GATING_FUNCUNIT = 1;
  XCHAL_UNALIGNED_LOAD_EXCEPTION = 0;
  XCHAL_UNALIGNED_STORE_EXCEPTION = 0;
  XCHAL_UNALIGNED_LOAD_HW = 1;
  XCHAL_UNALIGNED_STORE_HW = 1;
  XCHAL_SW_VERSION = 1100003;
  XCHAL_CORE_ID = 'esp32_v3_49_prod';
  XCHAL_BUILD_UNIQUE_ID = $0005FE96;
  XCHAL_HW_CONFIGID0 = $C2BCFFFE;
  XCHAL_HW_CONFIGID1 = $1CC5FE96;
  XCHAL_HW_VERSION_NAME = 'LX6.0.3';
  XCHAL_HW_VERSION_MAJOR = 2600;
  XCHAL_HW_VERSION_MINOR = 3;
  XCHAL_HW_VERSION = 260003;
  XCHAL_HW_REL_LX6 = 1;
  XCHAL_HW_REL_LX6_0 = 1;
  XCHAL_HW_REL_LX6_0_3 = 1;
  XCHAL_HW_CONFIGID_RELIABLE = 1;
  XCHAL_HW_MIN_VERSION_MAJOR = 2600;
  XCHAL_HW_MIN_VERSION_MINOR = 3;
  XCHAL_HW_MIN_VERSION = 260003;
  XCHAL_HW_MAX_VERSION_MAJOR = 2600;
  XCHAL_HW_MAX_VERSION_MINOR = 3;
  XCHAL_HW_MAX_VERSION = 260003;
  XCHAL_ICACHE_LINESIZE = 4;
  XCHAL_DCACHE_LINESIZE = 4;
  XCHAL_ICACHE_LINEWIDTH = 2;
  XCHAL_DCACHE_LINEWIDTH = 2;
  XCHAL_ICACHE_SIZE = 0;
  XCHAL_DCACHE_SIZE = 0;
  XCHAL_DCACHE_IS_WRITEBACK = 0;
  XCHAL_DCACHE_IS_COHERENT = 0;
  XCHAL_HAVE_PREFETCH = 0;
  XCHAL_HAVE_PREFETCH_L1 = 0;
  XCHAL_PREFETCH_CASTOUT_LINES = 0;
  XCHAL_PREFETCH_ENTRIES = 0;
  XCHAL_PREFETCH_BLOCK_ENTRIES = 0;
  XCHAL_HAVE_CACHE_BLOCKOPS = 0;
  XCHAL_HAVE_ICACHE_TEST = 0;
  XCHAL_HAVE_DCACHE_TEST = 0;
  XCHAL_HAVE_ICACHE_DYN_WAYS = 0;
  XCHAL_HAVE_DCACHE_DYN_WAYS = 0;
{$ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY}
  XCHAL_HAVE_PIF = 1;
  XCHAL_HAVE_AXI = 0;
  XCHAL_HAVE_PIF_WR_RESP = 0;
  XCHAL_HAVE_PIF_REQ_ATTR = 0;
  XCHAL_ICACHE_SETWIDTH = 0;
  XCHAL_DCACHE_SETWIDTH = 0;
  XCHAL_ICACHE_WAYS = 1;
  XCHAL_DCACHE_WAYS = 1;
  XCHAL_ICACHE_LINE_LOCKABLE = 0;
  XCHAL_DCACHE_LINE_LOCKABLE = 0;
  XCHAL_ICACHE_ECC_PARITY = 0;
  XCHAL_DCACHE_ECC_PARITY = 0;
  XCHAL_ICACHE_ACCESS_SIZE = 1;
  XCHAL_DCACHE_ACCESS_SIZE = 1;
  XCHAL_DCACHE_BANKS = 0;
  XCHAL_CA_BITS = 4;
  XCHAL_NUM_INSTROM = 1;
  XCHAL_NUM_INSTRAM = 2;
  XCHAL_NUM_DATAROM = 1;
  XCHAL_NUM_DATARAM = 2;
  XCHAL_NUM_URAM = 0;
  XCHAL_NUM_XLMI = 1;
  XCHAL_INSTROM0_VADDR = $40800000;
  XCHAL_INSTROM0_PADDR = $40800000;
  XCHAL_INSTROM0_SIZE = 4194304;
  XCHAL_INSTROM0_ECC_PARITY = 0;
  XCHAL_INSTRAM0_VADDR = $40000000;
  XCHAL_INSTRAM0_PADDR = $40000000;
  XCHAL_INSTRAM0_SIZE = 4194304;
  XCHAL_INSTRAM0_ECC_PARITY = 0;
  XCHAL_INSTRAM1_VADDR = $40400000;
  XCHAL_INSTRAM1_PADDR = $40400000;
  XCHAL_INSTRAM1_SIZE = 4194304;
  XCHAL_INSTRAM1_ECC_PARITY = 0;
  XCHAL_DATAROM0_VADDR = $3F400000;
  XCHAL_DATAROM0_PADDR = $3F400000;
  XCHAL_DATAROM0_SIZE = 4194304;
  XCHAL_DATAROM0_ECC_PARITY = 0;
  XCHAL_DATAROM0_BANKS = 1;
  XCHAL_DATARAM0_VADDR = $3FF80000;
  XCHAL_DATARAM0_PADDR = $3FF80000;
  XCHAL_DATARAM0_SIZE = 524288;
  XCHAL_DATARAM0_ECC_PARITY = 0;
  XCHAL_DATARAM0_BANKS = 1;
  XCHAL_DATARAM1_VADDR = $3F800000;
  XCHAL_DATARAM1_PADDR = $3F800000;
  XCHAL_DATARAM1_SIZE = 4194304;
  XCHAL_DATARAM1_ECC_PARITY = 0;
  XCHAL_DATARAM1_BANKS = 1;
  XCHAL_XLMI0_VADDR = $3FF00000;
  XCHAL_XLMI0_PADDR = $3FF00000;
  XCHAL_XLMI0_SIZE = 524288;
  XCHAL_XLMI0_ECC_PARITY = 0;
  XCHAL_HAVE_IMEM_LOADSTORE = 1;
  XCHAL_HAVE_INTERRUPTS = 1;
  XCHAL_HAVE_HIGHPRI_INTERRUPTS = 1;
  XCHAL_HAVE_NMI = 1;
  XCHAL_HAVE_CCOUNT = 1;
  XCHAL_NUM_TIMERS = 3;
  XCHAL_NUM_INTERRUPTS = 32;
  XCHAL_NUM_INTERRUPTS_LOG2 = 5;
  XCHAL_NUM_EXTINTERRUPTS = 26;
  XCHAL_NUM_INTLEVELS = 6;
  XCHAL_EXCM_LEVEL = 3;
  XCHAL_INTLEVEL1_MASK = $000637FF;
  XCHAL_INTLEVEL2_MASK = $00380000;
  XCHAL_INTLEVEL3_MASK = $28C08800;
  XCHAL_INTLEVEL4_MASK = $53000000;
  XCHAL_INTLEVEL5_MASK = $84010000;
  XCHAL_INTLEVEL6_MASK = $00000000;
  XCHAL_INTLEVEL7_MASK = $00004000;
  XCHAL_INTLEVEL1_ANDBELOW_MASK = $000637FF;
  XCHAL_INTLEVEL2_ANDBELOW_MASK = $003E37FF;
  XCHAL_INTLEVEL3_ANDBELOW_MASK = $28FEBFFF;
  XCHAL_INTLEVEL4_ANDBELOW_MASK = $7BFEBFFF;
  XCHAL_INTLEVEL5_ANDBELOW_MASK = $FFFFBFFF;
  XCHAL_INTLEVEL6_ANDBELOW_MASK = $FFFFBFFF;
  XCHAL_INTLEVEL7_ANDBELOW_MASK = $FFFFFFFF;
  XCHAL_INT0_LEVEL = 1;
  XCHAL_INT1_LEVEL = 1;
  XCHAL_INT2_LEVEL = 1;
  XCHAL_INT3_LEVEL = 1;
  XCHAL_INT4_LEVEL = 1;
  XCHAL_INT5_LEVEL = 1;
  XCHAL_INT6_LEVEL = 1;
  XCHAL_INT7_LEVEL = 1;
  XCHAL_INT8_LEVEL = 1;
  XCHAL_INT9_LEVEL = 1;
  XCHAL_INT10_LEVEL = 1;
  XCHAL_INT11_LEVEL = 3;
  XCHAL_INT12_LEVEL = 1;
  XCHAL_INT13_LEVEL = 1;
  XCHAL_INT14_LEVEL = 7;
  XCHAL_INT15_LEVEL = 3;
  XCHAL_INT16_LEVEL = 5;
  XCHAL_INT17_LEVEL = 1;
  XCHAL_INT18_LEVEL = 1;
  XCHAL_INT19_LEVEL = 2;
  XCHAL_INT20_LEVEL = 2;
  XCHAL_INT21_LEVEL = 2;
  XCHAL_INT22_LEVEL = 3;
  XCHAL_INT23_LEVEL = 3;
  XCHAL_INT24_LEVEL = 4;
  XCHAL_INT25_LEVEL = 4;
  XCHAL_INT26_LEVEL = 5;
  XCHAL_INT27_LEVEL = 3;
  XCHAL_INT28_LEVEL = 4;
  XCHAL_INT29_LEVEL = 3;
  XCHAL_INT30_LEVEL = 4;
  XCHAL_INT31_LEVEL = 5;
  XCHAL_DEBUGLEVEL = 6;
  XCHAL_HAVE_DEBUG_EXTERN_INT = 1;
  XCHAL_NMILEVEL = 7;
  XCHAL_INT0_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT1_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT2_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT3_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT4_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT5_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT6_TYPE = XTHAL_INTTYPE_TIMER;
  XCHAL_INT7_TYPE = XTHAL_INTTYPE_SOFTWARE;
  XCHAL_INT8_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT9_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT10_TYPE = XTHAL_INTTYPE_EXTERN_EDGE;
  XCHAL_INT11_TYPE = XTHAL_INTTYPE_PROFILING;
  XCHAL_INT12_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT13_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT14_TYPE = XTHAL_INTTYPE_NMI;
  XCHAL_INT15_TYPE = XTHAL_INTTYPE_TIMER;
  XCHAL_INT16_TYPE = XTHAL_INTTYPE_TIMER;
  XCHAL_INT17_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT18_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT19_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT20_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT21_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT22_TYPE = XTHAL_INTTYPE_EXTERN_EDGE;
  XCHAL_INT23_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT24_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT25_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT26_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT27_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INT28_TYPE = XTHAL_INTTYPE_EXTERN_EDGE;
  XCHAL_INT29_TYPE = XTHAL_INTTYPE_SOFTWARE;
  XCHAL_INT30_TYPE = XTHAL_INTTYPE_EXTERN_EDGE;
  XCHAL_INT31_TYPE = XTHAL_INTTYPE_EXTERN_LEVEL;
  XCHAL_INTTYPE_MASK_UNCONFIGURED = $00000000;
  XCHAL_INTTYPE_MASK_SOFTWARE = $20000080;
  XCHAL_INTTYPE_MASK_EXTERN_EDGE = $50400400;
  XCHAL_INTTYPE_MASK_EXTERN_LEVEL = $8FBE333F;
  XCHAL_INTTYPE_MASK_TIMER = $00018040;
  XCHAL_INTTYPE_MASK_NMI = $00004000;
  XCHAL_INTTYPE_MASK_WRITE_ERROR = $00000000;
  XCHAL_INTTYPE_MASK_PROFILING = $00000800;
  XCHAL_TIMER0_INTERRUPT = 6;
  XCHAL_TIMER1_INTERRUPT = 15;
  XCHAL_TIMER2_INTERRUPT = 16;
  XCHAL_TIMER3_INTERRUPT = XTHAL_TIMER_UNCONFIGURED;
  XCHAL_NMI_INTERRUPT = 14;
  XCHAL_PROFILING_INTERRUPT = 11;
  XCHAL_INTLEVEL7_NUM = 14;
  XCHAL_EXTINT0_NUM = 0;
  XCHAL_EXTINT1_NUM = 1;
  XCHAL_EXTINT2_NUM = 2;
  XCHAL_EXTINT3_NUM = 3;
  XCHAL_EXTINT4_NUM = 4;
  XCHAL_EXTINT5_NUM = 5;
  XCHAL_EXTINT6_NUM = 8;
  XCHAL_EXTINT7_NUM = 9;
  XCHAL_EXTINT8_NUM = 10;
  XCHAL_EXTINT9_NUM = 12;
  XCHAL_EXTINT10_NUM = 13;
  XCHAL_EXTINT11_NUM = 14;
  XCHAL_EXTINT12_NUM = 17;
  XCHAL_EXTINT13_NUM = 18;
  XCHAL_EXTINT14_NUM = 19;
  XCHAL_EXTINT15_NUM = 20;
  XCHAL_EXTINT16_NUM = 21;
  XCHAL_EXTINT17_NUM = 22;
  XCHAL_EXTINT18_NUM = 23;
  XCHAL_EXTINT19_NUM = 24;
  XCHAL_EXTINT20_NUM = 25;
  XCHAL_EXTINT21_NUM = 26;
  XCHAL_EXTINT22_NUM = 27;
  XCHAL_EXTINT23_NUM = 28;
  XCHAL_EXTINT24_NUM = 30;
  XCHAL_EXTINT25_NUM = 31;
  XCHAL_INT0_EXTNUM = 0;
  XCHAL_INT1_EXTNUM = 1;
  XCHAL_INT2_EXTNUM = 2;
  XCHAL_INT3_EXTNUM = 3;
  XCHAL_INT4_EXTNUM = 4;
  XCHAL_INT5_EXTNUM = 5;
  XCHAL_INT8_EXTNUM = 6;
  XCHAL_INT9_EXTNUM = 7;
  XCHAL_INT10_EXTNUM = 8;
  XCHAL_INT12_EXTNUM = 9;
  XCHAL_INT13_EXTNUM = 10;
  XCHAL_INT14_EXTNUM = 11;
  XCHAL_INT17_EXTNUM = 12;
  XCHAL_INT18_EXTNUM = 13;
  XCHAL_INT19_EXTNUM = 14;
  XCHAL_INT20_EXTNUM = 15;
  XCHAL_INT21_EXTNUM = 16;
  XCHAL_INT22_EXTNUM = 17;
  XCHAL_INT23_EXTNUM = 18;
  XCHAL_INT24_EXTNUM = 19;
  XCHAL_INT25_EXTNUM = 20;
  XCHAL_INT26_EXTNUM = 21;
  XCHAL_INT27_EXTNUM = 22;
  XCHAL_INT28_EXTNUM = 23;
  XCHAL_INT30_EXTNUM = 24;
  XCHAL_INT31_EXTNUM = 25;
  XCHAL_XEA_VERSION = 2;
  XCHAL_HAVE_XEA1 = 0;
  XCHAL_HAVE_XEA2 = 1;
  XCHAL_HAVE_XEAX = 0;
  XCHAL_HAVE_EXCEPTIONS = 1;
  XCHAL_HAVE_HALT = 0;
  XCHAL_HAVE_BOOTLOADER = 0;
  XCHAL_HAVE_MEM_ECC_PARITY = 0;
  XCHAL_HAVE_VECTOR_SELECT = 1;
  XCHAL_HAVE_VECBASE = 1;
  XCHAL_VECBASE_RESET_VADDR = $40000000;
  XCHAL_VECBASE_RESET_PADDR = $40000000;
  XCHAL_RESET_VECBASE_OVERLAP = 0;
  XCHAL_RESET_VECTOR0_VADDR = $50000000;
  XCHAL_RESET_VECTOR0_PADDR = $50000000;
  XCHAL_RESET_VECTOR1_VADDR = $40000400;
  XCHAL_RESET_VECTOR1_PADDR = $40000400;
  XCHAL_RESET_VECTOR_VADDR = $40000400;
  XCHAL_RESET_VECTOR_PADDR = $40000400;
  XCHAL_USER_VECOFS = $00000340;
  XCHAL_USER_VECTOR_VADDR = $40000340;
  XCHAL_USER_VECTOR_PADDR = $40000340;
  XCHAL_KERNEL_VECOFS = $00000300;
  XCHAL_KERNEL_VECTOR_VADDR = $40000300;
  XCHAL_KERNEL_VECTOR_PADDR = $40000300;
  XCHAL_DOUBLEEXC_VECOFS = $000003C0;
  XCHAL_DOUBLEEXC_VECTOR_VADDR = $400003C0;
  XCHAL_DOUBLEEXC_VECTOR_PADDR = $400003C0;
  XCHAL_WINDOW_OF4_VECOFS = $00000000;
  XCHAL_WINDOW_UF4_VECOFS = $00000040;
  XCHAL_WINDOW_OF8_VECOFS = $00000080;
  XCHAL_WINDOW_UF8_VECOFS = $000000C0;
  XCHAL_WINDOW_OF12_VECOFS = $00000100;
  XCHAL_WINDOW_UF12_VECOFS = $00000140;
  XCHAL_WINDOW_VECTORS_VADDR = $40000000;
  XCHAL_WINDOW_VECTORS_PADDR = $40000000;
  XCHAL_INTLEVEL2_VECOFS = $00000180;
  XCHAL_INTLEVEL2_VECTOR_VADDR = $40000180;
  XCHAL_INTLEVEL2_VECTOR_PADDR = $40000180;
  XCHAL_INTLEVEL3_VECOFS = $000001C0;
  XCHAL_INTLEVEL3_VECTOR_VADDR = $400001C0;
  XCHAL_INTLEVEL3_VECTOR_PADDR = $400001C0;
  XCHAL_INTLEVEL4_VECOFS = $00000200;
  XCHAL_INTLEVEL4_VECTOR_VADDR = $40000200;
  XCHAL_INTLEVEL4_VECTOR_PADDR = $40000200;
  XCHAL_INTLEVEL5_VECOFS = $00000240;
  XCHAL_INTLEVEL5_VECTOR_VADDR = $40000240;
  XCHAL_INTLEVEL5_VECTOR_PADDR = $40000240;
  XCHAL_INTLEVEL6_VECOFS = $00000280;
  XCHAL_INTLEVEL6_VECTOR_VADDR = $40000280;
  XCHAL_INTLEVEL6_VECTOR_PADDR = $40000280;
  XCHAL_DEBUG_VECOFS = XCHAL_INTLEVEL6_VECOFS;
  XCHAL_DEBUG_VECTOR_VADDR = XCHAL_INTLEVEL6_VECTOR_VADDR;
  XCHAL_DEBUG_VECTOR_PADDR = XCHAL_INTLEVEL6_VECTOR_PADDR;
  XCHAL_NMI_VECOFS = $000002C0;
  XCHAL_NMI_VECTOR_VADDR = $400002C0;
  XCHAL_NMI_VECTOR_PADDR = $400002C0;
  XCHAL_INTLEVEL7_VECOFS = XCHAL_NMI_VECOFS;
  XCHAL_INTLEVEL7_VECTOR_VADDR = XCHAL_NMI_VECTOR_VADDR;
  XCHAL_INTLEVEL7_VECTOR_PADDR = XCHAL_NMI_VECTOR_PADDR;
  XCHAL_HAVE_DEBUG_ERI = 1;
  XCHAL_HAVE_DEBUG_APB = 1;
  XCHAL_HAVE_DEBUG_JTAG = 1;
  XCHAL_HAVE_OCD = 1;
  XCHAL_NUM_IBREAK = 2;
  XCHAL_NUM_DBREAK = 2;
  XCHAL_HAVE_OCD_DIR_ARRAY = 0;
  XCHAL_HAVE_OCD_LS32DDR = 1;
  XCHAL_HAVE_TRAX = 1;
  XCHAL_TRAX_MEM_SIZE = 16384;
  XCHAL_TRAX_MEM_SHAREABLE = 1;
  XCHAL_TRAX_ATB_WIDTH = 32;
  XCHAL_TRAX_TIME_WIDTH = 0;
  XCHAL_NUM_PERF_COUNTERS = 2;
  XCHAL_HAVE_TLBS = 1;
  XCHAL_HAVE_SPANNING_WAY = 1;
  XCHAL_SPANNING_WAY = 0;
  XCHAL_HAVE_IDENTITY_MAP = 1;
  XCHAL_HAVE_CACHEATTR = 0;
  XCHAL_HAVE_MIMIC_CACHEATTR = 1;
  XCHAL_HAVE_XLT_CACHEATTR = 0;
  XCHAL_HAVE_PTP_MMU = 0;
  XCHAL_MMU_ASID_BITS = 0;
  XCHAL_MMU_RINGS = 1;
  XCHAL_MMU_RING_BITS = 0;
{$endif}

implementation

end.
