
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035650                       # Number of seconds simulated
sim_ticks                                 35649784530                       # Number of ticks simulated
final_tick                               565214164467                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260828                       # Simulator instruction rate (inst/s)
host_op_rate                                   335684                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2146428                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953596                       # Number of bytes of host memory used
host_seconds                                 16608.89                       # Real time elapsed on the host
sim_insts                                  4332068673                       # Number of instructions simulated
sim_ops                                    5575329094                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       764416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1344640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       241536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       235264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2593024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1419648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1419648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5972                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10505                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1838                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20258                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11091                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11091                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21442374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37718040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6775244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        57448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6599311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72736036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        57448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             201067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39822064                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39822064                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39822064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21442374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37718040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6775244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        57448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6599311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              112558100                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85491091                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31007165                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25434708                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018545                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13064745                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088368                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159100                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87201                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32039476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170367661                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31007165                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15247468                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36604199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10817264                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6491550                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672764                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83901690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47297491     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658749      4.36%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197223      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440397      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2993986      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576738      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026114      1.22%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718347      3.24%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17992645     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83901690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362695                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992812                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33702091                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6073445                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34819266                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546866                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8760013                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079543                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6566                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202045501                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51058                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8760013                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373153                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2590303                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       776346                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660687                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741180                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195189907                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11563                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1717088                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           38                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271165492                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910158033                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910158033                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102906228                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33787                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17744                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7262930                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19235945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026991                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240692                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3136950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183999928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33756                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147807490                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287267                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61098528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186735758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1712                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83901690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29681721     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17861055     21.29%     56.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11954411     14.25%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7640193      9.11%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7549224      9.00%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4425104      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389699      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745840      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654443      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83901690                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084123     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            44      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204735     13.21%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260475     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121595235     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017690      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15739987     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8438556      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147807490                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728923                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549377                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010482                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381353310                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245133265                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143659796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149356867                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261313                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7023816                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          436                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1064                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285318                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8760013                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1852348                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156936                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184033684                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19235945                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026991                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17734                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1064                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363981                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145224009                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789144                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583477                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984211                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585684                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195067                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698703                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143805826                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143659796                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93719061                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261810186                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680407                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357966                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61614949                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043591                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75141677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29819033     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458651     27.23%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8390695     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292132      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679721      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806969      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997736      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008582      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688158      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75141677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688158                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255490388                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376841977                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1589401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854911                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854911                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169713                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169713                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655676437                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197078831                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189486602                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85491091                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30528992                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26695143                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1931127                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15329458                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14692638                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2193368                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60893                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36000852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169875579                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30528992                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16886006                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34976988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9474961                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4117961                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17748627                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82628683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47651695     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1733305      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3179857      3.85%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2971920      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4901718      5.93%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5096878      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1207352      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          909862      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14976096     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82628683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357101                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987056                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37127338                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3989138                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33849727                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135180                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7527299                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3316091                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5564                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190035583                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7527299                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38679523                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1426672                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452596                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32414880                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2127712                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185042206                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        737206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       841837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245613598                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842223038                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842223038                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160068382                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85545200                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21826                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10655                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5730108                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28502448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6187346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101723                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1789466                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175148829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147920189                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196990                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52411768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    143837940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82628683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790180                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28583503     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15479330     18.73%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13294458     16.09%     69.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8255679      9.99%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8668709     10.49%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5093159      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2244948      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       596589      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412308      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82628683                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582098     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186774     21.26%     87.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109637     12.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115986018     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164716      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10644      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25487415     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5271396      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147920189                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730241                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878509                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379544560                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227582339                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143108434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148798698                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360728                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8103534                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          988                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1512174                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7527299                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         843198                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57271                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175170130                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28502448                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6187346                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10655                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1029947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135992                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2165939                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145164067                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24502429                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2756122                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29642123                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21946795                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5139694                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698002                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143268263                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143108434                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87938114                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214477867                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673957                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410010                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107572388                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122175031                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52995709                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1936236                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75101383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34469679     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15951425     21.24%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8932205     11.89%     79.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3021571      4.02%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2886242      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1194141      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3226956      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       936238      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4482926      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75101383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107572388                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122175031                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25074083                       # Number of memory references committed
system.switch_cpus1.commit.loads             20398911                       # Number of loads committed
system.switch_cpus1.commit.membars              10642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19134722                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106644977                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1649608                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4482926                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245789197                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357875341                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2862408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107572388                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122175031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107572388                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794731                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794731                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.258288                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.258288                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671585351                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187515341                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195964812                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21284                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85491091                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31645288                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25800379                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2114324                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13362209                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12365984                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3410221                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93439                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31644553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173768694                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31645288                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15776205                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38609792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11237773                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5142321                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15623777                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1027732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84494107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45884315     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2554686      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4776672      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4755198      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2951945      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2343732      2.77%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1470871      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1380531      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18376157     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84494107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370159                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032594                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33000160                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5083022                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37085297                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228438                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9097183                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5350566                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208518743                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9097183                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35399407                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         993923                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       807415                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34868327                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3327846                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201050573                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1382786                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1020487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282274553                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    937934132                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    937934132                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174501841                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107772708                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35783                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17182                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9271044                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18626906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9491518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119356                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3417608                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189540616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150914101                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       293138                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64165923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196348926                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84494107                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786090                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896506                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28768864     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18381436     21.75%     55.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12250805     14.50%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7969812      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8385790      9.92%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4063338      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3200537      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       729653      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       743872      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84494107                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         939852     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        181545     13.98%     86.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176778     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126252052     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2027454      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17182      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14590581      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8026832      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150914101                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765261                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1298175                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387913622                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253741255                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147469418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152212276                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471205                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7251050                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1975                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2284988                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9097183                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         506578                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90586                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189574983                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18626906                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9491518                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17182                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1318633                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2498314                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148921785                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13925213                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1992316                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21764992                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21119463                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7839779                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741957                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147515849                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147469418                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93999527                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269787790                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724968                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348420                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101629521                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125135742                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64439628                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2139859                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75396923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659693                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150176                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28428994     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21205579     28.13%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8806968     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4386643      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4387677      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1771464      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1788426      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       951662      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3669510      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75396923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101629521                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125135742                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18582386                       # Number of memory references committed
system.switch_cpus2.commit.loads             11375856                       # Number of loads committed
system.switch_cpus2.commit.membars              17182                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18062024                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112737673                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2580912                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3669510                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261302783                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388253938                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 996984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101629521                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125135742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101629521                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841203                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841203                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188773                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188773                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       668949823                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204861572                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191503306                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34364                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85491091                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32215698                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26284671                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2149608                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13642409                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12691144                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3331001                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94598                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33378797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             175006596                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32215698                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16022145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37936916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11215552                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4842925                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16252143                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       831183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85206816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.539644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47269900     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3119478      3.66%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4649645      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3233469      3.79%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2261191      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2204634      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1340207      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2859719      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18268573     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85206816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376831                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.047074                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34324489                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5077747                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36227887                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       528800                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9047887                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5425506                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209605337                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9047887                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36245790                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         499820                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1799890                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34796417                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2817007                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203385477                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1176358                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       958283                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285315840                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    946724128                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    946724128                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175667413                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109648427                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36731                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17513                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8365072                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18646770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9544395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114494                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3098494                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189553051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34960                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151433823                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300540                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63171590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193318110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85206816                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777250                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915861                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30364006     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16992256     19.94%     55.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12483549     14.65%     70.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8196624      9.62%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8218473      9.65%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3966168      4.65%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3523446      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       659163      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       803131      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85206816                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         825484     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163625     14.12%     85.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       169999     14.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126679326     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1911834      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17450      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14882132      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7943081      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151433823                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771340                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1159108                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389534110                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252760004                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147248371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152592931                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       476221                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7232102                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2285761                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9047887                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         257733                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        49449                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189588013                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       657141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18646770                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9544395                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17510                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1309649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2479530                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148653123                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13907643                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2780700                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21660442                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21126783                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7752799                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738814                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147311879                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147248371                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95406091                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        271072710                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.722383                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102137746                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125899234                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63688977                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2166840                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76158929                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653112                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175409                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29036110     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21852838     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8254899     10.84%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4625267      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3922876      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1753480      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1681345      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1143089      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3889025      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76158929                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102137746                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125899234                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18673302                       # Number of memory references committed
system.switch_cpus3.commit.loads             11414668                       # Number of loads committed
system.switch_cpus3.commit.membars              17450                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18266620                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113341720                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2603947                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3889025                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261858115                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388230124                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 284275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102137746                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125899234                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102137746                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837018                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837018                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.194718                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.194718                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       667631213                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204855022                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192651587                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34900                       # number of misc regfile writes
system.l20.replacements                          5983                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072644                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38751                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.680421                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11949.010466                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996732                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3054.750711                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088114                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17749.153978                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093224                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541661                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89100                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89100                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36755                       # number of Writeback hits
system.l20.Writeback_hits::total                36755                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89100                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89100                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89100                       # number of overall hits
system.l20.overall_hits::total                  89100                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5972                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5983                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5972                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5983                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5972                       # number of overall misses
system.l20.overall_misses::total                 5983                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1026919733                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1028154496                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1026919733                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1028154496                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1026919733                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1028154496                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95072                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95083                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36755                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36755                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95072                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95083                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95072                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95083                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062816                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062924                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062816                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062924                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062816                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062924                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 171955.748995                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171845.979609                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 171955.748995                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171845.979609                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 171955.748995                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171845.979609                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4302                       # number of writebacks
system.l20.writebacks::total                     4302                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5972                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5983                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5972                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5983                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5972                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5983                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    958849032                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    959959165                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    958849032                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    959959165                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    958849032                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    959959165                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062816                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062924                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062816                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062924                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062816                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062924                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 160557.440054                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 160447.796256                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 160557.440054                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 160447.796256                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 160557.440054                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 160447.796256                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10520                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272097                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43288                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.285737                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6149.259831                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993493                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5334.628602                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.223687                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21265.894386                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187661                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162800                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.648984                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42654                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42654                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15672                       # number of Writeback hits
system.l21.Writeback_hits::total                15672                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42654                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42654                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42654                       # number of overall hits
system.l21.overall_hits::total                  42654                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10505                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10520                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10505                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10520                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10505                       # number of overall misses
system.l21.overall_misses::total                10520                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1592624282                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1595128516                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1592624282                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1595128516                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1592624282                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1595128516                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53159                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53174                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15672                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15672                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53159                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53174                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53159                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53174                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197615                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197841                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197615                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197841                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197615                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197841                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 151606.309567                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 151628.185932                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 151606.309567                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 151628.185932                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 151606.309567                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 151628.185932                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3271                       # number of writebacks
system.l21.writebacks::total                     3271                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10505                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10520                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10505                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10520                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10505                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10520                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1470027021                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1472356055                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1470027021                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1472356055                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1470027021                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1472356055                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197615                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197841                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197615                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197841                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197615                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197841                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139935.937268                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 139957.799905                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 139935.937268                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 139957.799905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 139935.937268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 139957.799905                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1901                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          469813                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34669                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.551386                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7078.736489                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997699                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   965.391705                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.107984                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24602.766123                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.216026                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029461                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003269                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750817                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37654                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37654                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11396                       # number of Writeback hits
system.l22.Writeback_hits::total                11396                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37654                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37654                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37654                       # number of overall hits
system.l22.overall_hits::total                  37654                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1887                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1901                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1887                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1901                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1887                       # number of overall misses
system.l22.overall_misses::total                 1901                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    297163250                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      299110786                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    297163250                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       299110786                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    297163250                       # number of overall miss cycles
system.l22.overall_miss_latency::total      299110786                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39541                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39555                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11396                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11396                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39541                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39555                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39541                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39555                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047723                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.048060                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047723                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.048060                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047723                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.048060                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157479.199788                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157343.916886                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157479.199788                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157343.916886                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157479.199788                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157343.916886                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1792                       # number of writebacks
system.l22.writebacks::total                     1792                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1887                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1901                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1887                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1901                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1887                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1901                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    275652607                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    277441523                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    275652607                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    277441523                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    275652607                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    277441523                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047723                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.048060                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047723                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.048060                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047723                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.048060                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146079.812931                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 145945.041031                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146079.812931                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 145945.041031                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146079.812931                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 145945.041031                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1854                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          395637                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34622                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.427329                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9565.769341                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.016059                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   933.747200                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           159.680398                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22093.787001                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.291924                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000458                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028496                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004873                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.674249                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31886                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31887                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10724                       # number of Writeback hits
system.l23.Writeback_hits::total                10724                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31886                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31887                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31886                       # number of overall hits
system.l23.overall_hits::total                  31887                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1838                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1854                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1838                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1854                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1838                       # number of overall misses
system.l23.overall_misses::total                 1854                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3513340                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    285165096                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      288678436                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3513340                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    285165096                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       288678436                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3513340                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    285165096                       # number of overall miss cycles
system.l23.overall_miss_latency::total      288678436                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33724                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33741                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10724                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10724                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33724                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33741                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33724                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33741                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054501                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.054948                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054501                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.054948                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054501                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.054948                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155149.671382                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 155705.736785                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155149.671382                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 155705.736785                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155149.671382                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 155705.736785                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1726                       # number of writebacks
system.l23.writebacks::total                     1726                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1838                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1854                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1838                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1854                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1838                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1854                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    264220652                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    267552712                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    264220652                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    267552712                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    264220652                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    267552712                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054501                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.054948                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054501                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.054948                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054501                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.054948                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 143754.435256                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144311.063646                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 143754.435256                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144311.063646                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 143754.435256                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144311.063646                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996729                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680414                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843340.134301                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996729                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672753                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672753                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672753                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672753                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672753                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672753                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672764                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95072                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899556                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95328                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2013.045023                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488440                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511560                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635371                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709395                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344766                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344766                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       348259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       348259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       348389                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        348389                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       348389                       # number of overall misses
system.cpu0.dcache.overall_misses::total       348389                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10902975944                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10902975944                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17513231                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17513231                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10920489175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10920489175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10920489175                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10920489175                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11983630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11983630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693155                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693155                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693155                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693155                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029061                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017691                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017691                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017691                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017691                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31307.090252                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31307.090252                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 134717.161538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 134717.161538                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31345.677318                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31345.677318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31345.677318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31345.677318                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36755                       # number of writebacks
system.cpu0.dcache.writebacks::total            36755                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       253187                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       253187                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       253317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       253317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       253317                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       253317                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95072                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95072                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95072                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1860194625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1860194625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1860194625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1860194625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1860194625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1860194625                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19566.166958                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19566.166958                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19566.166958                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19566.166958                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19566.166958                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19566.166958                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993487                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929214601                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714418.083026                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993487                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17748611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17748611                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17748611                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17748611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17748611                       # number of overall hits
system.cpu1.icache.overall_hits::total       17748611                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17748627                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17748627                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17748627                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17748627                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17748627                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17748627                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53159                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231911939                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53415                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4341.700627                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.120126                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.879874                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22267572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22267572                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4653868                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4653868                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10653                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10653                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10642                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10642                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26921440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26921440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26921440                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26921440                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153207                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153207                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153207                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153207                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153207                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153207                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11578446881                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11578446881                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11578446881                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11578446881                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11578446881                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11578446881                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22420779                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22420779                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4653868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4653868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27074647                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27074647                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27074647                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27074647                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006833                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006833                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005659                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005659                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005659                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005659                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75573.876396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75573.876396                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75573.876396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75573.876396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75573.876396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75573.876396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15672                       # number of writebacks
system.cpu1.dcache.writebacks::total            15672                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100048                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100048                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100048                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100048                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53159                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53159                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53159                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53159                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1892202330                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1892202330                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1892202330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1892202330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1892202330                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1892202330                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35595.145319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35595.145319                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35595.145319                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35595.145319                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35595.145319                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35595.145319                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997694                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018583634                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199964.652268                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997694                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15623760                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15623760                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15623760                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15623760                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15623760                       # number of overall hits
system.cpu2.icache.overall_hits::total       15623760                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15623777                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15623777                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15623777                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15623777                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15623777                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15623777                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39541                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169931783                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39797                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4269.964646                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.845239                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.154761                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905645                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094355                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10624926                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10624926                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7172729                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7172729                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17182                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17182                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17182                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17797655                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17797655                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17797655                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17797655                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102097                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102097                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102097                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102097                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102097                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102097                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3622203434                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3622203434                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3622203434                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3622203434                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3622203434                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3622203434                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10727023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10727023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7172729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7172729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17899752                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17899752                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17899752                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17899752                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009518                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009518                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35478.059434                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35478.059434                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35478.059434                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35478.059434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35478.059434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35478.059434                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11396                       # number of writebacks
system.cpu2.dcache.writebacks::total            11396                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62556                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62556                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62556                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62556                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39541                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39541                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39541                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39541                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39541                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39541                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    553942094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    553942094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    553942094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    553942094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    553942094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    553942094                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14009.309173                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14009.309173                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14009.309173                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14009.309173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14009.309173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14009.309173                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.015975                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022602688                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208645.114471                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.015975                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025667                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740410                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16252123                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16252123                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16252123                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16252123                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16252123                       # number of overall hits
system.cpu3.icache.overall_hits::total       16252123                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4171360                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4171360                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4171360                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4171360                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4171360                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4171360                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16252143                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16252143                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16252143                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16252143                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16252143                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16252143                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       208568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       208568                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       208568                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       208568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       208568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       208568                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3533991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3533991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3533991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 207881.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33724                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164984029                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33980                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4855.327516                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.037904                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.962096                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902492                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097508                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10584662                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10584662                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7223734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7223734                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17481                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17481                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17450                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17450                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17808396                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17808396                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17808396                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17808396                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        67810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        67810                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67810                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67810                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67810                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67810                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1929199823                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1929199823                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1929199823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1929199823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1929199823                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1929199823                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10652472                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10652472                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7223734                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7223734                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17450                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17450                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17876206                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17876206                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17876206                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17876206                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28450.078499                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28450.078499                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28450.078499                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28450.078499                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28450.078499                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28450.078499                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10724                       # number of writebacks
system.cpu3.dcache.writebacks::total            10724                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34086                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34086                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        34086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        34086                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34086                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33724                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33724                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33724                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33724                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33724                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33724                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    541731995                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    541731995                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    541731995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    541731995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    541731995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    541731995                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16063.693364                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16063.693364                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16063.693364                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16063.693364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16063.693364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16063.693364                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
