Simulated a 2:1 Mux using SysVerilog in ModelSim 2019 and verified the output with respect to the truth table\
d0, d0 are the data inputs\
s is the select line\
y is the output
