

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 instances converted, 44 sequential instances remain driven by gated/generated clocks

==================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Unconverted Fanout     Sample Instance                     Explanation            
----------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_pll_sensor_clk.PLLInst_0.CLKOP     EHXPLLL                44                     u_raw_colorbar_gen.linecnt[9:0]     Black box on clock path
================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

