// Generated by CIRCT bcf3b7600
module add(	// benchmarks/add_ab/sv-seq-lowered.mlir:2:3
  input  [31:0] a,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:21
  input         a_valid,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:34
  input  [31:0] b,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:52
  input         b_valid,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:65
                clk,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:83
                rst,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:97
                out0_ready,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:111
  output        a_ready,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:133
                b_ready,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:151
  output [31:0] out0,	// benchmarks/add_ab/sv-seq-lowered.mlir:2:169
  output        out0_valid	// benchmarks/add_ab/sv-seq-lowered.mlir:2:185
);

  wire _GEN = a_valid & b_valid;	// benchmarks/add_ab/sv-seq-lowered.mlir:3:10
  wire _GEN_0 = out0_ready & _GEN;	// benchmarks/add_ab/sv-seq-lowered.mlir:3:10, :4:10
  assign a_ready = _GEN_0;	// benchmarks/add_ab/sv-seq-lowered.mlir:4:10, :6:5
  assign b_ready = _GEN_0;	// benchmarks/add_ab/sv-seq-lowered.mlir:4:10, :6:5
  assign out0 = a + b;	// benchmarks/add_ab/sv-seq-lowered.mlir:5:10, :6:5
  assign out0_valid = _GEN;	// benchmarks/add_ab/sv-seq-lowered.mlir:3:10, :6:5
endmodule

