#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 17 19:35:57 2024
# Process ID: 110670
# Current directory: /home/s7117/Repos/SpikeTPU/vivado
# Command line: vivado .
# Log file: /home/s7117/Repos/SpikeTPU/vivado/vivado.log
# Journal file: /home/s7117/Repos/SpikeTPU/vivado/vivado.jou
# Running On        :s7117-ftl
# Platform          :Pop
# Operating System  :Pop!_OS 22.04 LTS
# Processor Detail  :AMD Ryzen 7 7840U w/ Radeon  780M Graphics
# CPU Frequency     :400.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :65106 MB
# Swap memory       :85898 MB
# Total Virtual     :151005 MB
# Available Virtual :145528 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2024.1/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v
update_compile_order -fileset sources_1
set_property top fixed_point_pepu [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
set_property top tb_combined_pe_pu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_combined_pe_pu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_pepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spikepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_combined_pe_pu
ERROR: [VRFC 10-1280] procedural assignment to a non-register threshold is not permitted, left-hand side should be reg/integer/time/genvar [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:55]
ERROR: [VRFC 10-8530] module 'tb_combined_pe_pu' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_combined_pe_pu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_pepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spikepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_combined_pe_pu
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'membrane_potential' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_spike' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_combined_pe_pu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_pepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spikepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_combined_pe_pu
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_spike' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_combined_pe_pu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_pepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spikepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_combined_pe_pu
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.spikepu
Compiling module xil_defaultlib.fixed_point_pepu
Compiling module xil_defaultlib.tb_combined_pe_pu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_combined_pe_pu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_combined_pe_pu_behav -key {Behavioral:sim_1:Functional:tb_combined_pe_pu} -tclbatch {tb_combined_pe_pu.tcl} -view {/home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg} -view {/home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg
WARNING: Simulation object /tb_fixed_point_adder/clk was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/rstn was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_spike was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_polarity was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_weight was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/membrane_potential was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/seed was not found in the design.
open_wave_config /home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg
WARNING: Simulation object /tb_spikepu/clk was not found in the design.
WARNING: Simulation object /tb_spikepu/rstn was not found in the design.
WARNING: Simulation object /tb_spikepu/in_membrane_potential was not found in the design.
WARNING: Simulation object /tb_spikepu/threshold was not found in the design.
WARNING: Simulation object /tb_spikepu/out_spike was not found in the design.
WARNING: Simulation object /tb_spikepu/seed was not found in the design.
source tb_combined_pe_pu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_combined_pe_pu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_combined_pe_pu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_combined_pe_pu
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.spikepu
Compiling module xil_defaultlib.fixed_point_pepu
Compiling module xil_defaultlib.tb_combined_pe_pu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_combined_pe_pu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_combined_pe_pu_behav -key {Behavioral:sim_1:Functional:tb_combined_pe_pu} -tclbatch {tb_combined_pe_pu.tcl} -view {/home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg} -view {/home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg
WARNING: Simulation object /tb_fixed_point_adder/clk was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/rstn was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_spike was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_polarity was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_weight was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/membrane_potential was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/seed was not found in the design.
open_wave_config /home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg
WARNING: Simulation object /tb_spikepu/clk was not found in the design.
WARNING: Simulation object /tb_spikepu/rstn was not found in the design.
WARNING: Simulation object /tb_spikepu/in_membrane_potential was not found in the design.
WARNING: Simulation object /tb_spikepu/threshold was not found in the design.
WARNING: Simulation object /tb_spikepu/out_spike was not found in the design.
WARNING: Simulation object /tb_spikepu/seed was not found in the design.
source tb_combined_pe_pu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_combined_pe_pu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_combined_pe_pu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_combined_pe_pu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_pepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spikepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_combined_pe_pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_combined_pe_pu
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_combined_pe_pu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_combined_pe_pu_behav xil_defaultlib.tb_combined_pe_pu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.spikepu
Compiling module xil_defaultlib.fixed_point_pepu
Compiling module xil_defaultlib.tb_combined_pe_pu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_combined_pe_pu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
save_wave_config {/home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_combined_pe_pu_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_combined_pe_pu_behav.wcfg
set_property xsim.view {/home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg /home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg /home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_combined_pe_pu_behav.wcfg} [get_filesets sim_1]
synth_design -top fixed_point_pepu -part xczu7ev-ffvc1156-2-e -lint 
Command: synth_design -top fixed_point_pepu -part xczu7ev-ffvc1156-2-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 146785
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 8689.324 ; gain = 316.551 ; free physical = 47726 ; free virtual = 137102
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'fixed_point_pepu' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_adder' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_adder' (1#1) [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'spikepu' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spikepu' (2#1) [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_pepu' (3#1) [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8763.293 ; gain = 390.520 ; free physical = 47631 ; free virtual = 137010
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jul 17 20:54:47 2024
| Host         : s7117-ftl running 64-bit Pop!_OS 22.04 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'rstn' are not read. First unread bit index is 0. 
RTL Name 'rstn', Hierarchy 'spikepu', File 'spikepu.v', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8778.137 ; gain = 405.363 ; free physical = 47641 ; free virtual = 137020
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top fixed_point_pepu -part xczu7ev-ffvc1156-2-e -lint 
Command: synth_design -top fixed_point_pepu -part xczu7ev-ffvc1156-2-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8844.152 ; gain = 0.000 ; free physical = 47553 ; free virtual = 136938
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'fixed_point_pepu' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_adder' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_adder' (1#1) [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'spikepu' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spikepu' (2#1) [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_pepu' (3#1) [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/combined_pe_pu.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8844.152 ; gain = 0.000 ; free physical = 47550 ; free virtual = 136934
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jul 17 20:55:47 2024
| Host         : s7117-ftl running 64-bit Pop!_OS 22.04 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8844.152 ; gain = 0.000 ; free physical = 47546 ; free virtual = 136930
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jul 17 20:55:54 2024] Launched synth_1...
Run output will be captured here: /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9664.941 ; gain = 0.000 ; free physical = 46632 ; free virtual = 136170
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10047.785 ; gain = 0.000 ; free physical = 46309 ; free virtual = 135860
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 10383.152 ; gain = 1539.000 ; free physical = 46019 ; free virtual = 135600
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.runs/synth_1/fixed_point_pepu.dcp to /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Wed Jul 17 20:58:44 2024] Launched synth_1...
Run output will be captured here: /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jul 17 20:59:54 2024] Launched impl_1...
Run output will be captured here: /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Restored from archive | CPU: 0.030000 secs | Memory: 0.142815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11611.395 ; gain = 0.000 ; free physical = 44519 ; free virtual = 134706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 21:04:16 2024...
