{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 19:30:46 2019 " "Info: Processing started: Fri May 31 19:30:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|clk_state " "Info: Detected ripple clock \"divisor:inst\|clk_state\" as buffer" {  } { { "Divisor.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Teclado:inst8\|pr_state.s0 register central:inst17\|estado_pr.S5 108.34 MHz 9.23 ns Internal " "Info: Clock \"clk\" has Internal fmax of 108.34 MHz between source register \"Teclado:inst8\|pr_state.s0\" and destination register \"central:inst17\|estado_pr.S5\" (period= 9.23 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.521 ns + Longest register register " "Info: + Longest register to register delay is 8.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Teclado:inst8\|pr_state.s0 1 REG LC_X7_Y4_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N5; Fanout = 8; REG Node = 'Teclado:inst8\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.511 ns) 1.548 ns Teclado:inst8\|Mux3~0 2 COMB LC_X7_Y4_N2 1 " "Info: 2: + IC(1.037 ns) + CELL(0.511 ns) = 1.548 ns; Loc. = LC_X7_Y4_N2; Fanout = 1; COMB Node = 'Teclado:inst8\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Teclado:inst8|pr_state.s0 Teclado:inst8|Mux3~0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.053 ns Teclado:inst8\|Mux3~1 3 COMB LC_X7_Y4_N3 12 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.053 ns; Loc. = LC_X7_Y4_N3; Fanout = 12; COMB Node = 'Teclado:inst8\|Mux3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Teclado:inst8|Mux3~0 Teclado:inst8|Mux3~1 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.914 ns) 4.791 ns central:inst17\|estado_sig~3 4 COMB LC_X3_Y4_N7 2 " "Info: 4: + IC(1.824 ns) + CELL(0.914 ns) = 4.791 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'central:inst17\|estado_sig~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { Teclado:inst8|Mux3~1 central:inst17|estado_sig~3 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.139 ns) + CELL(0.591 ns) 8.521 ns central:inst17\|estado_pr.S5 5 REG LC_X3_Y4_N5 5 " "Info: 5: + IC(3.139 ns) + CELL(0.591 ns) = 8.521 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'central:inst17\|estado_pr.S5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { central:inst17|estado_sig~3 central:inst17|estado_pr.S5 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 26.01 % ) " "Info: Total cell delay = 2.216 ns ( 26.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.305 ns ( 73.99 % ) " "Info: Total interconnect delay = 6.305 ns ( 73.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.521 ns" { Teclado:inst8|pr_state.s0 Teclado:inst8|Mux3~0 Teclado:inst8|Mux3~1 central:inst17|estado_sig~3 central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.521 ns" { Teclado:inst8|pr_state.s0 {} Teclado:inst8|Mux3~0 {} Teclado:inst8|Mux3~1 {} central:inst17|estado_sig~3 {} central:inst17|estado_pr.S5 {} } { 0.000ns 1.037ns 0.305ns 1.824ns 3.139ns } { 0.000ns 0.511ns 0.200ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.390 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X2_Y3_N2 15 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y3_N2; Fanout = 15; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 7.390 ns central:inst17\|estado_pr.S5 3 REG LC_X3_Y4_N5 5 " "Info: 3: + IC(2.748 ns) + CELL(0.918 ns) = 7.390 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'central:inst17\|estado_pr.S5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.67 % ) " "Info: Total cell delay = 3.375 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 54.33 % ) " "Info: Total interconnect delay = 4.015 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.390 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X2_Y3_N2 15 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y3_N2; Fanout = 15; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 7.390 ns Teclado:inst8\|pr_state.s0 3 REG LC_X7_Y4_N5 8 " "Info: 3: + IC(2.748 ns) + CELL(0.918 ns) = 7.390 ns; Loc. = LC_X7_Y4_N5; Fanout = 8; REG Node = 'Teclado:inst8\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { divisor:inst|clk_state Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.67 % ) " "Info: Total cell delay = 3.375 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 54.33 % ) " "Info: Total interconnect delay = 4.015 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado:inst8|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado:inst8|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.521 ns" { Teclado:inst8|pr_state.s0 Teclado:inst8|Mux3~0 Teclado:inst8|Mux3~1 central:inst17|estado_sig~3 central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.521 ns" { Teclado:inst8|pr_state.s0 {} Teclado:inst8|Mux3~0 {} Teclado:inst8|Mux3~1 {} central:inst17|estado_sig~3 {} central:inst17|estado_pr.S5 {} } { 0.000ns 1.037ns 0.305ns 1.824ns 3.139ns } { 0.000ns 0.511ns 0.200ns 0.914ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado:inst8|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "central:inst17\|estado_pr.S5 fila\[0\] clk 5.058 ns register " "Info: tsu for register \"central:inst17\|estado_pr.S5\" (data pin = \"fila\[0\]\", clock pin = \"clk\") is 5.058 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.115 ns + Longest pin register " "Info: + Longest pin to register delay is 12.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[0\] 1 PIN PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_89; Fanout = 3; PIN Node = 'fila\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[0] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.914 ns) 4.495 ns Teclado:inst8\|Mux4~0 2 COMB LC_X7_Y4_N6 8 " "Info: 2: + IC(2.449 ns) + CELL(0.914 ns) = 4.495 ns; Loc. = LC_X7_Y4_N6; Fanout = 8; COMB Node = 'Teclado:inst8\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { fila[0] Teclado:inst8|Mux4~0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.200 ns) 5.832 ns Teclado:inst8\|Selector7~0 3 COMB LC_X7_Y4_N9 11 " "Info: 3: + IC(1.137 ns) + CELL(0.200 ns) = 5.832 ns; Loc. = LC_X7_Y4_N9; Fanout = 11; COMB Node = 'Teclado:inst8\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { Teclado:inst8|Mux4~0 Teclado:inst8|Selector7~0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.200 ns) 8.385 ns central:inst17\|estado_sig~3 4 COMB LC_X3_Y4_N7 2 " "Info: 4: + IC(2.353 ns) + CELL(0.200 ns) = 8.385 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'central:inst17\|estado_sig~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Teclado:inst8|Selector7~0 central:inst17|estado_sig~3 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.139 ns) + CELL(0.591 ns) 12.115 ns central:inst17\|estado_pr.S5 5 REG LC_X3_Y4_N5 5 " "Info: 5: + IC(3.139 ns) + CELL(0.591 ns) = 12.115 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'central:inst17\|estado_pr.S5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { central:inst17|estado_sig~3 central:inst17|estado_pr.S5 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.037 ns ( 25.07 % ) " "Info: Total cell delay = 3.037 ns ( 25.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.078 ns ( 74.93 % ) " "Info: Total interconnect delay = 9.078 ns ( 74.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.115 ns" { fila[0] Teclado:inst8|Mux4~0 Teclado:inst8|Selector7~0 central:inst17|estado_sig~3 central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.115 ns" { fila[0] {} fila[0]~combout {} Teclado:inst8|Mux4~0 {} Teclado:inst8|Selector7~0 {} central:inst17|estado_sig~3 {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 2.449ns 1.137ns 2.353ns 3.139ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.390 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X2_Y3_N2 15 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y3_N2; Fanout = 15; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 7.390 ns central:inst17\|estado_pr.S5 3 REG LC_X3_Y4_N5 5 " "Info: 3: + IC(2.748 ns) + CELL(0.918 ns) = 7.390 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'central:inst17\|estado_pr.S5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.67 % ) " "Info: Total cell delay = 3.375 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 54.33 % ) " "Info: Total interconnect delay = 4.015 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.115 ns" { fila[0] Teclado:inst8|Mux4~0 Teclado:inst8|Selector7~0 central:inst17|estado_sig~3 central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.115 ns" { fila[0] {} fila[0]~combout {} Teclado:inst8|Mux4~0 {} Teclado:inst8|Selector7~0 {} central:inst17|estado_sig~3 {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 2.449ns 1.137ns 2.353ns 3.139ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S5 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk debug\[1\] central:inst17\|estado_pr.S7 16.269 ns register " "Info: tco from clock \"clk\" to destination pin \"debug\[1\]\" through register \"central:inst17\|estado_pr.S7\" is 16.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.390 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X2_Y3_N2 15 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y3_N2; Fanout = 15; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 7.390 ns central:inst17\|estado_pr.S7 3 REG LC_X3_Y4_N9 3 " "Info: 3: + IC(2.748 ns) + CELL(0.918 ns) = 7.390 ns; Loc. = LC_X3_Y4_N9; Fanout = 3; REG Node = 'central:inst17\|estado_pr.S7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { divisor:inst|clk_state central:inst17|estado_pr.S7 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.67 % ) " "Info: Total cell delay = 3.375 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 54.33 % ) " "Info: Total interconnect delay = 4.015 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S7 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.503 ns + Longest register pin " "Info: + Longest register to pin delay is 8.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns central:inst17\|estado_pr.S7 1 REG LC_X3_Y4_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N9; Fanout = 3; REG Node = 'central:inst17\|estado_pr.S7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S7 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.341 ns) + CELL(0.740 ns) 4.081 ns central:inst17\|WideOr2 2 COMB LC_X2_Y4_N8 1 " "Info: 2: + IC(3.341 ns) + CELL(0.740 ns) = 4.081 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; COMB Node = 'central:inst17\|WideOr2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { central:inst17|estado_pr.S7 central:inst17|WideOr2 } "NODE_NAME" } } { "Central.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Central.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.322 ns) 8.503 ns debug\[1\] 3 PIN PIN_28 0 " "Info: 3: + IC(2.100 ns) + CELL(2.322 ns) = 8.503 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'debug\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.422 ns" { central:inst17|WideOr2 debug[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 384 1672 1848 400 "debug\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 36.01 % ) " "Info: Total cell delay = 3.062 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.441 ns ( 63.99 % ) " "Info: Total interconnect delay = 5.441 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.503 ns" { central:inst17|estado_pr.S7 central:inst17|WideOr2 debug[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.503 ns" { central:inst17|estado_pr.S7 {} central:inst17|WideOr2 {} debug[1] {} } { 0.000ns 3.341ns 2.100ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state central:inst17|estado_pr.S7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central:inst17|estado_pr.S7 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.503 ns" { central:inst17|estado_pr.S7 central:inst17|WideOr2 debug[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.503 ns" { central:inst17|estado_pr.S7 {} central:inst17|WideOr2 {} debug[1] {} } { 0.000ns 3.341ns 2.100ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "fila\[0\] data\[0\] 10.305 ns Longest " "Info: Longest tpd from source pin \"fila\[0\]\" to destination pin \"data\[0\]\" is 10.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[0\] 1 PIN PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_89; Fanout = 3; PIN Node = 'fila\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[0] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.914 ns) 4.495 ns Teclado:inst8\|Mux4~0 2 COMB LC_X7_Y4_N6 8 " "Info: 2: + IC(2.449 ns) + CELL(0.914 ns) = 4.495 ns; Loc. = LC_X7_Y4_N6; Fanout = 8; COMB Node = 'Teclado:inst8\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { fila[0] Teclado:inst8|Mux4~0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.200 ns) 5.832 ns Teclado:inst8\|Selector7~0 3 COMB LC_X7_Y4_N9 11 " "Info: 3: + IC(1.137 ns) + CELL(0.200 ns) = 5.832 ns; Loc. = LC_X7_Y4_N9; Fanout = 11; COMB Node = 'Teclado:inst8\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { Teclado:inst8|Mux4~0 Teclado:inst8|Selector7~0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(2.322 ns) 10.305 ns data\[0\] 4 PIN PIN_53 0 " "Info: 4: + IC(2.151 ns) + CELL(2.322 ns) = 10.305 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { Teclado:inst8|Selector7~0 data[0] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 368 824 1000 384 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 44.33 % ) " "Info: Total cell delay = 4.568 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.737 ns ( 55.67 % ) " "Info: Total interconnect delay = 5.737 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { fila[0] Teclado:inst8|Mux4~0 Teclado:inst8|Selector7~0 data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { fila[0] {} fila[0]~combout {} Teclado:inst8|Mux4~0 {} Teclado:inst8|Selector7~0 {} data[0] {} } { 0.000ns 0.000ns 2.449ns 1.137ns 2.151ns } { 0.000ns 1.132ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Teclado:inst8\|pr_state.s3 fila\[1\] clk 1.610 ns register " "Info: th for register \"Teclado:inst8\|pr_state.s3\" (data pin = \"fila\[1\]\", clock pin = \"clk\") is 1.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.390 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X2_Y3_N2 15 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y3_N2; Fanout = 15; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 7.390 ns Teclado:inst8\|pr_state.s3 3 REG LC_X7_Y4_N7 4 " "Info: 3: + IC(2.748 ns) + CELL(0.918 ns) = 7.390 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'Teclado:inst8\|pr_state.s3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { divisor:inst|clk_state Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.67 % ) " "Info: Total cell delay = 3.375 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 54.33 % ) " "Info: Total interconnect delay = 4.015 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado:inst8|pr_state.s3 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.001 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[1\] 1 PIN PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 5; PIN Node = 'fila\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.200 ns) 4.048 ns Teclado:inst8\|Mux4~0 2 COMB LC_X7_Y4_N6 8 " "Info: 2: + IC(2.716 ns) + CELL(0.200 ns) = 4.048 ns; Loc. = LC_X7_Y4_N6; Fanout = 8; COMB Node = 'Teclado:inst8\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { fila[1] Teclado:inst8|Mux4~0 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(1.243 ns) 6.001 ns Teclado:inst8\|pr_state.s3 3 REG LC_X7_Y4_N7 4 " "Info: 3: + IC(0.710 ns) + CELL(1.243 ns) = 6.001 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'Teclado:inst8\|pr_state.s3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { Teclado:inst8|Mux4~0 Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/Nueva carpeta (2)/ProyectoDDM/ProyectoAhoraSi/dec_tec1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 42.91 % ) " "Info: Total cell delay = 2.575 ns ( 42.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.426 ns ( 57.09 % ) " "Info: Total interconnect delay = 3.426 ns ( 57.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { fila[1] Teclado:inst8|Mux4~0 Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.001 ns" { fila[1] {} fila[1]~combout {} Teclado:inst8|Mux4~0 {} Teclado:inst8|pr_state.s3 {} } { 0.000ns 0.000ns 2.716ns 0.710ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { clk divisor:inst|clk_state Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado:inst8|pr_state.s3 {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { fila[1] Teclado:inst8|Mux4~0 Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.001 ns" { fila[1] {} fila[1]~combout {} Teclado:inst8|Mux4~0 {} Teclado:inst8|pr_state.s3 {} } { 0.000ns 0.000ns 2.716ns 0.710ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 19:30:49 2019 " "Info: Processing ended: Fri May 31 19:30:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
