--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml bcdto7led_bh.twx bcdto7led_bh.ncd -o bcdto7led_bh.twr
bcdto7led_bh.pcf -ucf Seven_led.ucf

Design file:              bcdto7led_bh.ncd
Physical constraint file: bcdto7led_bh.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw0            |a              |    6.343|
sw0            |b              |    7.237|
sw0            |c              |    6.831|
sw0            |d              |    6.758|
sw0            |e              |    6.531|
sw0            |f              |    6.378|
sw0            |g              |    6.604|
sw1            |a              |    7.290|
sw1            |b              |    8.343|
sw1            |c              |    7.915|
sw1            |d              |    7.705|
sw1            |e              |    7.615|
sw1            |f              |    7.319|
sw1            |g              |    7.545|
sw2            |a              |    7.462|
sw2            |b              |    8.404|
sw2            |c              |    7.942|
sw2            |d              |    7.877|
sw2            |e              |    7.642|
sw2            |f              |    7.441|
sw2            |g              |    7.667|
sw3            |a              |    6.942|
sw3            |b              |    8.035|
sw3            |c              |    7.578|
sw3            |d              |    7.357|
sw3            |e              |    7.278|
sw3            |f              |    6.944|
sw3            |g              |    7.170|
---------------+---------------+---------+


Analysis completed Thu May 17 16:49:02 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



