# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do UARTreceiver_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {UARTreceiver_6_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:31 on Jun 29,2018
# vcom -reportprogress 300 -93 -work work UARTreceiver_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity UARTreceiver
# -- Compiling architecture structure of UARTreceiver
# End time: 15:59:32 on Jun 29,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/simulation/modelsim/UARTreceiver.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:32 on Jun 29,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/simulation/modelsim/UARTreceiver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UARTreceiver_vhd_tst
# -- Compiling architecture UARTreceiver_arch of UARTreceiver_vhd_tst
# End time: 15:59:32 on Jun 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /i1=UARTreceiver_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  UARTreceiver_vhd_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /i1=UARTreceiver_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" UARTreceiver_vhd_tst 
# Start time: 15:59:32 on Jun 29,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.uartreceiver_vhd_tst(uartreceiver_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.uartreceiver(structure)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_jtag(architecture_jtag)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading instances from UARTreceiver_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from UARTreceiver_6_1200mv_85c_vhd_slow.sdo
# ** Warning: Design size of 154954 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /uartreceiver_vhd_tst/i1/altera_internal_jtag/tdo has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /uartreceiver_vhd_tst/i1/altera_internal_jtag/tmsutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /uartreceiver_vhd_tst/i1/altera_internal_jtag/tckutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /uartreceiver_vhd_tst/i1/altera_internal_jtag/tdiutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /uartreceiver_vhd_tst File: C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/simulation/modelsim/UARTreceiver.vht
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 16:10:38 on Jun 29,2018, Elapsed time: 0:11:06
# Errors: 0, Warnings: 5
