# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Nov 10 15:53:52 2014
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Mon Nov 10 15:53:53 2014
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 1056 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 323, Vias Processed 56
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 1082, Images Processed 1111, Padstacks Processed 23
# Nets Processed 867, Net Terminals 3415
# PCB Area=231040000.000  EIC=312  Area/EIC=740512.821  SMDs=722
# Total Pin Count: 4375
# Signal Connections Created 1329
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2333 Unroutes 2097
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected    9.52
# Manhattan Length 10450823.9700 Horizontal 5045558.2030 Vertical 5405265.7670
# Routed Length 83049.6817 Horizontal 40981.3200 Vertical 42082.2800
# Ratio Actual / Manhattan   0.0079
# Unconnected Length 10381849.6300 Horizontal 4966909.0600 Vertical 5414940.5700
# Total Conflicts: 154 (Cross: 14, Clear: 140, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaab03012.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Mon Nov 10 15:53:57 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2333 Unroutes 2097
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected    9.52
# Manhattan Length 10450823.9700 Horizontal 5045558.2030 Vertical 5405265.7670
# Routed Length 83049.6817 Horizontal 40981.3200 Vertical 42082.2800
# Ratio Actual / Manhattan   0.0079
# Unconnected Length 10381849.6300 Horizontal 4966909.0600 Vertical 5414940.5700
# Start Route Pass 1 of 25
# Routing 736 wires.
# 73 bend points have been removed.
# 0 bend points have been removed.
# 6 bend points have been removed.
# Total Conflicts: 189 (Cross: 179, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 699 Successes 699 Failures 0 Vias 339
# Cpu Time = 0:00:04  Elapsed Time = 0:00:03
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 951 wires.
# Total Conflicts: 85 (Cross: 85, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 777 Successes 777 Failures 0 Vias 357
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Conflict Reduction  0.5503
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 980 wires.
# Total Conflicts: 37 (Cross: 36, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 788 Successes 788 Failures 0 Vias 358
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.5647
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 995 wires.
# Total Conflicts: 7 (Cross: 7, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 798 Successes 798 Failures 0 Vias 344
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.8108
# End Pass 4 of 25
# 71 bend points have been removed.
# 0 bend points have been removed.
# 8 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 18 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 18 Successes 18 Failures 0 Vias 352
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 0 Successes 0 Failures 0 Vias 352
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Cpu Time = 0:00:11  Elapsed Time = 0:00:12
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|   179|    10|   0| 1684|  339|    0|   0|  0|  0:00:04|  0:00:04|
# Route    |  2|    85|     0|   0| 1684|  357|    0|   0| 55|  0:00:02|  0:00:06|
# Route    |  3|    36|     1|   0| 1684|  358|    0|   0| 56|  0:00:02|  0:00:08|
# Route    |  4|     7|     0|   0| 1684|  344|    0|   0| 81|  0:00:02|  0:00:10|
# Route    |  5|     0|     0|   0| 1684|  352|    0|   0|100|  0:00:01|  0:00:11|
# Route    |  6|     0|     0|   0| 1684|  352|    0|   0|  0|  0:00:00|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2333 Unroutes 1684
# Signal Layers 2 Power Layers 3
# Wire Junctions 189, at vias 56 Total Vias 352
# Percent Connected   27.82
# Manhattan Length 10439087.9000 Horizontal 5037981.1970 Vertical 5401106.7030
# Routed Length 379646.3100 Horizontal 212046.6300 Vertical 167599.6800
# Ratio Actual / Manhattan   0.0364
# Unconnected Length 10093786.5100 Horizontal 4805599.7000 Vertical 5288186.8100
clean 2
# Current time = Mon Nov 10 15:54:10 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2333 Unroutes 1684
# Signal Layers 2 Power Layers 3
# Wire Junctions 189, at vias 56 Total Vias 352
# Percent Connected   27.82
# Manhattan Length 10439087.9000 Horizontal 5037981.1970 Vertical 5401106.7030
# Routed Length 379646.3100 Horizontal 212046.6300 Vertical 167599.6800
# Ratio Actual / Manhattan   0.0364
# Unconnected Length 10093786.5100 Horizontal 4805599.7000 Vertical 5288186.8100
# Start Clean Pass 1 of 2
# Routing 963 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 822 Successes 821 Failures 1 Vias 327
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 978 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 8 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1684
# Attempts 833 Successes 832 Failures 1 Vias 326
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 2 of 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:04
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|   179|    10|   0| 1684|  339|    0|   0|  0|  0:00:04|  0:00:04|
# Route    |  2|    85|     0|   0| 1684|  357|    0|   0| 55|  0:00:02|  0:00:06|
# Route    |  3|    36|     1|   0| 1684|  358|    0|   0| 56|  0:00:02|  0:00:08|
# Route    |  4|     7|     0|   0| 1684|  344|    0|   0| 81|  0:00:02|  0:00:10|
# Route    |  5|     0|     0|   0| 1684|  352|    0|   0|100|  0:00:01|  0:00:11|
# Route    |  6|     0|     0|   0| 1684|  352|    0|   0|  0|  0:00:00|  0:00:11|
# Clean    |  7|     0|     0|   1| 1684|  327|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  8|     0|     0|   1| 1684|  326|    0|   0|   |  0:00:01|  0:00:14|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:14
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2333 Unroutes 1684
# Signal Layers 2 Power Layers 3
# Wire Junctions 194, at vias 60 Total Vias 326
# Percent Connected   27.82
# Manhattan Length 10438425.0550 Horizontal 5037937.2550 Vertical 5400487.8000
# Routed Length 380437.9900 Horizontal 212592.3300 Vertical 167845.6600
# Ratio Actual / Manhattan   0.0364
# Unconnected Length 10093477.5200 Horizontal 4805337.3100 Vertical 5288140.2100
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac03012.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac03012.tmp
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaae03012.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_COTO2342_I12_NO2_2 Selected.
# Net UNNAMED_1_RESL_I18_B_2 Selected.
# Net UNNAMED_1_RSMD0805_I32_B_2 Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<2> Selected.
# Net VCC15 Selected.
# Net VTT Selected.
# Net UNNAMED_1_LEDL_I42_A Selected.
# Net UNNAMED_1_LEDL_I43_A Selected.
# Net UNNAMED_1_CSMD0805_I41_B Selected.
# Net UNNAMED_1_CSMD0805_I41_A Selected.
# Net VREF2M Selected.
# Net VREF5M Selected.
# Net VCC15M Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<4> Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<6> Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<7> Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<5> Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<3> Selected.
# Net UNNAMED_3_PORTS_I2_CAENANPU<10> Selected.
# Net UNNAMED_3_PORTS_I2_CAENANPUL<8> Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<0> Selected.
# Net UNNAMED_3_PORTS_I2_SCOPEOUT<1> Selected.
# Net UNNAMED_3_PORTS_I2_CAENANPUL<9> Selected.
# Net UNNAMED_3_PORTS_I2_CAENANPU<11> Selected.
# Net UNNAMED_1_RSMD0805_I32_B_4 Selected.
# Net UNNAMED_1_RSMD0805_I32_B_6 Selected.
# Net UNNAMED_1_RSMD0805_I32_B_7 Selected.
# Net UNNAMED_1_RSMD0805_I32_B_5 Selected.
# Net UNNAMED_1_RSMD0805_I32_B_3 Selected.
# Net UNNAMED_1_RESL_I20_A_6 Selected.
# Net UNNAMED_1_RESL_I20_B_7 Selected.
# Net UNNAMED_1_RESL_I6_B_4 Selected.
# Net UNNAMED_1_RESL_I6_B_6 Selected.
# Net UNNAMED_1_RSMD0805_I32_B Selected.
# Net UNNAMED_1_RSMD0805_I32_B_1 Selected.
# Net UNNAMED_1_RESL_I6_B_7 Selected.
# Net UNNAMED_1_RESL_I6_B_5 Selected.
# Net UNNAMED_1_RESL_I6_B_2 Selected.
# Net UNNAMED_1_RESL_I6_B_3 Selected.
# Net UNNAMED_1_RESL_I6_B Selected.
# Net UNNAMED_1_RESL_I6_B_1 Selected.
# Net UNNAMED_1_RESL_I2_A Selected.
# Net UNNAMED_1_RESL_I20_B_4 Selected.
# Net UNNAMED_1_RESL_I20_B_6 Selected.
# Net UNNAMED_1_RESL_I20_B_5 Selected.
# Net UNNAMED_1_RESL_I20_B Selected.
# Net UNNAMED_1_RESL_I20_B_2 Selected.
# Net UNNAMED_1_RESL_I20_B_3 Selected.
# Net UNNAMED_1_RESL_I20_B_1 Selected.
# Net UNNAMED_1_RESL_I20_A_7 Selected.
# Net UNNAMED_1_RESL_I20_A Selected.
# Net UNNAMED_1_RESL_I20_A_2 Selected.
# Net UNNAMED_1_RESL_I20_A_4 Selected.
# Net UNNAMED_1_RESL_I20_A_5 Selected.
# Net UNNAMED_1_RESL_I20_A_3 Selected.
# Net UNNAMED_1_RESL_I20_A_1 Selected.
# Net UNNAMED_1_RESL_I1_B_2 Selected.
# Net UNNAMED_1_RESL_I1_B_4 Selected.
# Net UNNAMED_1_RESL_I1_B_6 Selected.
# Net UNNAMED_1_RESL_I1_B_7 Selected.
# Net UNNAMED_1_RESL_I1_B_5 Selected.
# Net UNNAMED_1_RESL_I1_B_3 Selected.
# Net UNNAMED_1_RESL_I18_B_6 Selected.
# Net UNNAMED_1_RESL_I1_B Selected.
# Net UNNAMED_1_RESL_I1_B_1 Selected.
# Net UNNAMED_1_RESL_I18_B_7 Selected.
# Net UNNAMED_1_RESL_I18_B_4 Selected.
# Net UNNAMED_1_RESL_I18_B_5 Selected.
# Net UNNAMED_1_RESL_I18_B_3 Selected.
# Net UNNAMED_1_F06_I26_A Selected.
# Net UNNAMED_1_RESL_I10_B_2 Selected.
# Net UNNAMED_1_RESL_I16_B_6 Selected.
# Net UNNAMED_1_RESL_I18_A_4 Selected.
# Net UNNAMED_1_RESL_I18_A_6 Selected.
# Net UNNAMED_1_RESL_I18_B Selected.
# Net UNNAMED_1_RESL_I18_B_1 Selected.
# Net UNNAMED_1_RESL_I18_A_7 Selected.
# Net UNNAMED_1_RESL_I18_A_5 Selected.
# Net UNNAMED_1_RESL_I18_A Selected.
# Net UNNAMED_1_RESL_I18_A_2 Selected.
# Net UNNAMED_1_RESL_I18_A_3 Selected.
# Net UNNAMED_1_RESL_I18_A_1 Selected.
# Net UNNAMED_1_RESL_I16_B_7 Selected.
# Net UNNAMED_1_RESL_I16_B Selected.
# Net UNNAMED_1_RESL_I16_B_2 Selected.
# Net UNNAMED_1_RESL_I16_B_4 Selected.
# Net UNNAMED_1_RESL_I16_B_5 Selected.
# Net UNNAMED_1_RESL_I16_B_3 Selected.
# Net UNNAMED_1_RESL_I16_B_1 Selected.
# Net UNNAMED_1_RESL_I10_B_4 Selected.
# Net UNNAMED_1_RESL_I10_B_6 Selected.
# Net UNNAMED_1_RESL_I10_B_7 Selected.
# Net UNNAMED_1_RESL_I10_B_5 Selected.
# Net UNNAMED_1_RESL_I10_B_3 Selected.
# Net UNNAMED_1_PRMA1C05B_I13_CTRLIN Selected.
# Net UNNAMED_1_PRMA1C05B_I14_IN Selected.
# Net UNNAMED_1_RESL_I10_B Selected.
# Net UNNAMED_1_RESL_I10_B_1 Selected.
# Net UNNAMED_1_PRMA1C05B_I9_IN Selected.
# Net UNNAMED_1_PRMA1C05B_I9_CTRLIN Selected.
# Net UNNAMED_1_PRMA1C05B_I14_CTRLIN Selected.
# Net UNNAMED_1_PRMA1C05B_I13_IN Selected.
# Net UNNAMED_1_F07_I36_Y Selected.
# Net UNNAMED_1_F07_I37_Y Selected.
# Net UNNAMED_1_PRMA1C05B_I10_CTRLIN Selected.
# Net UNNAMED_1_PRMA1C05B_I10_IN Selected.
# Net UNNAMED_1_MICROZEDCONNECTION_I1 Selected.
# Net UNNAMED_1_F07_I37_A Selected.
# Net UNNAMED_1_F07_I33_Y Selected.
# Net UNNAMED_1_F07_I35_Y Selected.
# Net UNNAMED_1_F07_I36_A Selected.
# Net UNNAMED_1_F07_I35_A Selected.
# Net UNNAMED_1_F07_I33_A Selected.
# Net UNNAMED_1_CSMD0805_I29_A Selected.
# Net UNNAMED_1_CSMD0805_I30_A_4 Selected.
# Net UNNAMED_1_CSMD0805_I38_B_2 Selected.
# Net UNNAMED_1_CSMD0805_I38_B_4 Selected.
# Net UNNAMED_1_CSMD0805_I38_B_6 Selected.
# Net UNNAMED_1_CSMD0805_I38_B_7 Selected.
# Net UNNAMED_1_CSMD0805_I38_B_5 Selected.
# Net UNNAMED_1_CSMD0805_I38_B_3 Selected.
# Net UNNAMED_1_CSMD0805_I30_A_6 Selected.
# Net UNNAMED_1_CSMD0805_I38_B Selected.
# Net UNNAMED_1_CSMD0805_I38_B_1 Selected.
# Net UNNAMED_1_CSMD0805_I30_A_7 Selected.
# Net UNNAMED_1_CSMD0805_I30_A_5 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_6 Selected.
# Net UNNAMED_1_CSMD0805_I30_A Selected.
# Net UNNAMED_1_CSMD0805_I30_A_2 Selected.
# Net UNNAMED_1_CSMD0805_I30_A_3 Selected.
# Net UNNAMED_1_CSMD0805_I30_A_1 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_7 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_2 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_4 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_5 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_3 Selected.
# Net UNNAMED_1_CSMD0805_I29_A_1 Selected.
# Net UNNAMED_1_CSMD0805_I27_B_4 Selected.
# Net UNNAMED_1_CSMD0805_I28_A_2 Selected.
# Net UNNAMED_1_CSMD0805_I28_A_4 Selected.
# Net UNNAMED_1_CSMD0805_I28_A_6 Selected.
# Net UNNAMED_1_CSMD0805_I28_A_7 Selected.
# Net UNNAMED_1_CSMD0805_I28_A_5 Selected.
# Net UNNAMED_1_CSMD0805_I28_A_3 Selected.
# Net UNNAMED_1_CSMD0805_I27_B_6 Selected.
# Net UNNAMED_1_CSMD0805_I28_A Selected.
# Net UNNAMED_1_CSMD0805_I28_A_1 Selected.
# Net UNNAMED_1_CSMD0805_I27_B_7 Selected.
# Net UNNAMED_1_CSMD0805_I27_B_5 Selected.
# Net UNNAMED_1_CSMD0805_I22_A Selected.
# Net UNNAMED_1_CSMD0805_I27_B Selected.
# Net UNNAMED_1_CSMD0805_I27_B_2 Selected.
# Net UNNAMED_1_CSMD0805_I27_B_3 Selected.
# Net UNNAMED_1_CSMD0805_I27_B_1 Selected.
# Net UNNAMED_1_CSMD0805_I23_A Selected.
# Net UNNAMED_1_COTO2342_I12_NO2_4 Selected.
# Net UNNAMED_1_COTO2342_I12_NO2_6 Selected.
# Net UNNAMED_1_COTO2342_I12_NO2_7 Selected.
# Net UNNAMED_1_COTO2342_I12_NO2_5 Selected.
# Net UNNAMED_1_COTO2342_I12_NO2_3 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_2 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_2 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_6 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_4 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_6 Selected.
# Net UNNAMED_1_COTO2342_I12_NO2 Selected.
# Net UNNAMED_1_COTO2342_I12_NO2_1 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_7 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_5 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_2 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_3 Selected.
# Net UNNAMED_1_COTO2342_I12_NO1_1 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_7 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_2 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_4 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_5 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_3 Selected.
# Net UNNAMED_1_COTO2342_I12_NC2_1 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_4 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_6 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_7 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_5 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_3 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_6 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_4 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_6 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1 Selected.
# Net UNNAMED_1_COTO2342_I12_NC1_1 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_7 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_5 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_2 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_3 Selected.
# Net UNNAMED_1_COTO2342_I12_IN2_1 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_7 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_2 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_4 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_5 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_3 Selected.
# Net UNNAMED_1_COTO2342_I12_IN1_1 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_4 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_6 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_7 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_5 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_3 Selected.
# Net UNNAMED_1_74F164_I56_Q3 Selected.
# Net UNNAMED_1_AD8009_I4_OUTPUT Selected.
# Net UNNAMED_1_CAENBUFFER_I73_CTRL Selected.
# Net UNNAMED_1_CNTRLREGISTER_I2_DA_1 Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN Selected.
# Net UNNAMED_1_COTO2342_I12_CTRLIN_1 Selected.
# Net UNNAMED_1_CNTRLREGISTER_I2_READ Selected.
# Net UNNAMED_1_CAEN_I3_LE Selected.
# Net UNNAMED_1_CNTRLREGISTER_I2_DATA Selected.
# Net UNNAMED_1_CAEN_I3_DATA Selected.
# Net UNNAMED_1_CAEN_I3_DATARDY Selected.
# Net UNNAMED_1_CAEN_I3_CLK Selected.
# Net UNNAMED_1_CAENBUFFER_I67_CTRL Selected.
# Net UNNAMED_1_CAENBUFFER_I69_CTRL Selected.
# Net UNNAMED_1_CAENBUFFER_I71_CTRL Selected.
# Net UNNAMED_1_CAENBUFFER_I72_CTRL Selected.
# Net UNNAMED_1_CAENBUFFER_I70_CTRL Selected.
# Net UNNAMED_1_CAENBUFFER_I68_CTRL Selected.
# Net UNNAMED_1_AD8009_I4_V_1 Selected.
# Net UNNAMED_1_CAENBUFFER_I64_CTRL Selected.
# Net UNNAMED_1_AD8009_I4_V Selected.
# Net UNNAMED_1_74F164_I66_Q2 Selected.
# Net UNNAMED_1_74F164_I66_Q6 Selected.
# Net UNNAMED_1_74HCT165_I16_CE Selected.
# Net UNNAMED_1_AD8009_I4_IN Selected.
# Net UNNAMED_1_74F164_I66_Q7 Selected.
# Net UNNAMED_1_74F164_I66_Q4 Selected.
# Net UNNAMED_1_74F164_I66_Q5 Selected.
# Net UNNAMED_1_74F164_I66_Q3 Selected.
# Net UNNAMED_1_74F164_I66_Q0 Selected.
# Net UNNAMED_1_74F164_I66_Q1 Selected.
# Net UNNAMED_1_74F164_I56_Q7 Selected.
# Net UNNAMED_1_10E116_I16_B Selected.
# Net UNNAMED_1_74F164_I1_Q3 Selected.
# Net UNNAMED_1_74F164_I1_Q7 Selected.
# Net UNNAMED_1_74F164_I56_Q1 Selected.
# Net UNNAMED_1_74F164_I56_Q2 Selected.
# Net UNNAMED_1_74F164_I56_Q0 Selected.
# Net UNNAMED_1_74F164_I1_Q5 Selected.
# Net UNNAMED_1_74F164_I1_Q6 Selected.
# Net UNNAMED_1_74F164_I1_Q4 Selected.
# Net UNNAMED_1_10E116_I9_Y_1 Selected.
# Net UNNAMED_1_74F164_I1_Q1 Selected.
# Net UNNAMED_1_74F164_I1_Q2 Selected.
# Net UNNAMED_1_74F164_I1_Q0 Selected.
# Net UNNAMED_1_10E116_I5_Y_1 Selected.
# Net UNNAMED_1_10E116_I9_B Selected.
# Net UNNAMED_1_10E116_I9_Y Selected.
# Net UNNAMED_1_10E116_I9_A Selected.
# Net UNNAMED_1_10E116_I5_B Selected.
# Net UNNAMED_1_10E116_I5_Y Selected.
# Net UNNAMED_1_10E116_I5_A Selected.
# Net UNNAMED_1_100EL05_I64_IN2_1 Selected.
# Net UNNAMED_1_10E116_I12_B Selected.
# Net UNNAMED_1_10E116_I15_B Selected.
# Net UNNAMED_1_10E116_I15_Y_1 Selected.
# Net UNNAMED_1_10E116_I16_A Selected.
# Net UNNAMED_1_10E116_I15_Y Selected.
# Net UNNAMED_1_10E116_I12_Y_1 Selected.
# Net UNNAMED_1_10E116_I15_A Selected.
# Net UNNAMED_1_10E116_I12_Y Selected.
# Net UNNAMED_1_10E116_I10_Y_1 Selected.
# Net UNNAMED_1_10E116_I12_A Selected.
# Net UNNAMED_1_10E116_I10_B Selected.
# Net UNNAMED_1_10E116_I10_Y Selected.
# Net UNNAMED_1_10E116_I10_A Selected.
# Net VEE Selected.
# Net VP3_3 Selected.
# Net UNNAMED_1_100EL05_I64_IN2 Selected.
# Net GND Selected.
# Net VCC5M Selected.
# Net VCC Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Mon Nov 10 15:54:52 2014
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2333 Unroutes 2330
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.13
# Manhattan Length 10443567.5200 Horizontal 5042225.7200 Vertical 5401341.8000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 10443567.5200 Horizontal 4998135.3800 Vertical 5445432.1400
# All Components Unselected.
# All Nets Unselected.
# Current time = Mon Nov 10 15:54:53 2014
# Nets Processed 868, Net Terminals 4431
# Signal Connections Created 1329
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2333 Unroutes 2097
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected   10.12
# Manhattan Length 10450823.9700 Horizontal 5045558.2030 Vertical 5405265.7670
# Routed Length 83049.6817 Horizontal 40981.3200 Vertical 42082.2800
# Ratio Actual / Manhattan   0.0079
# Unconnected Length 10381849.6300 Horizontal 4966909.0600 Vertical 5414940.5700
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaf03012.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U85 Selected.
# Component U86 Selected.
# Component U84 Selected.
# Component U78 Selected.
# Component R219 Selected.
# Component R217 Selected.
# Component R218 Selected.
# Component R216 Selected.
# Component R215 Selected.
# Component R220 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Mon Nov 10 15:57:09 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2333 Unroutes 2097
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected   10.12
# Manhattan Length 10450823.9700 Horizontal 5045558.2030 Vertical 5405265.7670
# Routed Length 83049.6817 Horizontal 40981.3200 Vertical 42082.2800
# Ratio Actual / Manhattan   0.0079
# Unconnected Length 10381849.6300 Horizontal 4966909.0600 Vertical 5414940.5700
# Start Route Pass 1 of 25
# Routing 53 wires.
# Total Conflicts: 15 (Cross: 14, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2044
# Attempts 53 Successes 53 Failures 0 Vias 89
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 72 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2044
# Attempts 58 Successes 58 Failures 0 Vias 92
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.9333
# End Pass 2 of 25
# 10 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Start Route Pass 3 of 25
# Routing 2 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2044
# Attempts 2 Successes 2 Failures 0 Vias 92
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2044
# Attempts 0 Successes 0 Failures 0 Vias 92
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|   179|    10|   0| 1684|  339|    0|   0|  0|  0:00:04|  0:00:04|
# Route    |  2|    85|     0|   0| 1684|  357|    0|   0| 55|  0:00:02|  0:00:06|
# Route    |  3|    36|     1|   0| 1684|  358|    0|   0| 56|  0:00:02|  0:00:08|
# Route    |  4|     7|     0|   0| 1684|  344|    0|   0| 81|  0:00:02|  0:00:10|
# Route    |  5|     0|     0|   0| 1684|  352|    0|   0|100|  0:00:01|  0:00:11|
# Route    |  6|     0|     0|   0| 1684|  352|    0|   0|  0|  0:00:00|  0:00:11|
# Clean    |  7|     0|     0|   1| 1684|  327|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  8|     0|     0|   1| 1684|  326|    0|   0|   |  0:00:01|  0:00:14|
# Delete   |  8|     0|     0|   0| 2330|    0|    0|   0|   |  0:00:00|  0:00:14|
# Read Rte |  8|     0|     0|   0| 2097|   56|    0|   0|   |  0:00:00|  0:00:14|
# Route    |  9|    14|     1|   0| 2044|   89|    0|   0|  0|  0:00:01|  0:00:15|
# Route    | 10|     1|     0|   0| 2044|   92|    0|   0| 93|  0:00:00|  0:00:15|
# Route    | 11|     0|     0|   0| 2044|   92|    0|   0|100|  0:00:01|  0:00:16|
# Route    | 12|     0|     0|   0| 2044|   92|    0|   0|  0|  0:00:00|  0:00:16|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:16
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2333 Unroutes 2044
# Signal Layers 2 Power Layers 3
# Wire Junctions 70, at vias 34 Total Vias 92
# Percent Connected   12.39
# Manhattan Length 10445441.7800 Horizontal 5041876.5060 Vertical 5403565.2740
# Routed Length 108802.0317 Horizontal 58981.8100 Vertical 49834.1400
# Ratio Actual / Manhattan   0.0104
# Unconnected Length 10354309.6300 Horizontal 4946727.0600 Vertical 5407582.5700
clean 2
# Current time = Mon Nov 10 15:57:12 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2333 Unroutes 2044
# Signal Layers 2 Power Layers 3
# Wire Junctions 70, at vias 34 Total Vias 92
# Percent Connected   12.39
# Manhattan Length 10445441.7800 Horizontal 5041876.5060 Vertical 5403565.2740
# Routed Length 108802.0317 Horizontal 58981.8100 Vertical 49834.1400
# Ratio Actual / Manhattan   0.0104
# Unconnected Length 10354309.6300 Horizontal 4946727.0600 Vertical 5407582.5700
# Start Clean Pass 1 of 2
# Routing 73 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2044
# Attempts 61 Successes 61 Failures 0 Vias 87
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 70 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2044
# Attempts 62 Successes 62 Failures 0 Vias 87
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|   179|    10|   0| 1684|  339|    0|   0|  0|  0:00:04|  0:00:04|
# Route    |  2|    85|     0|   0| 1684|  357|    0|   0| 55|  0:00:02|  0:00:06|
# Route    |  3|    36|     1|   0| 1684|  358|    0|   0| 56|  0:00:02|  0:00:08|
# Route    |  4|     7|     0|   0| 1684|  344|    0|   0| 81|  0:00:02|  0:00:10|
# Route    |  5|     0|     0|   0| 1684|  352|    0|   0|100|  0:00:01|  0:00:11|
# Route    |  6|     0|     0|   0| 1684|  352|    0|   0|  0|  0:00:00|  0:00:11|
# Clean    |  7|     0|     0|   1| 1684|  327|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  8|     0|     0|   1| 1684|  326|    0|   0|   |  0:00:01|  0:00:14|
# Delete   |  8|     0|     0|   0| 2330|    0|    0|   0|   |  0:00:00|  0:00:14|
# Read Rte |  8|     0|     0|   0| 2097|   56|    0|   0|   |  0:00:00|  0:00:14|
# Route    |  9|    14|     1|   0| 2044|   89|    0|   0|  0|  0:00:01|  0:00:15|
# Route    | 10|     1|     0|   0| 2044|   92|    0|   0| 93|  0:00:00|  0:00:15|
# Route    | 11|     0|     0|   0| 2044|   92|    0|   0|100|  0:00:01|  0:00:16|
# Route    | 12|     0|     0|   0| 2044|   92|    0|   0|  0|  0:00:00|  0:00:16|
# Clean    | 13|     0|     0|   0| 2044|   87|    0|   0|   |  0:00:00|  0:00:16|
# Clean    | 14|     0|     0|   0| 2044|   87|    0|   0|   |  0:00:01|  0:00:17|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:17
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2333 Unroutes 2044
# Signal Layers 2 Power Layers 3
# Wire Junctions 71, at vias 34 Total Vias 87
# Percent Connected   12.39
# Manhattan Length 10444981.6100 Horizontal 5041522.6920 Vertical 5403458.9180
# Routed Length 108636.4517 Horizontal 58802.6200 Vertical 49847.7500
# Ratio Actual / Manhattan   0.0104
# Unconnected Length 10354309.6300 Horizontal 4946727.0600 Vertical 5407582.5700
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaag03012.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaag03012.tmp
quit
