
---------- Begin Simulation Statistics ----------
simSeconds                                   0.195424                       # Number of seconds simulated (Second)
simTicks                                 195423796250                       # Number of ticks simulated (Tick)
finalTick                                195423796250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3155.02                       # Real time elapsed on the host (Second)
hostTickRate                                 61940671                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3985352                       # Number of bytes of host memory used (Byte)
simInsts                                    281369597                       # Number of instructions simulated (Count)
simOps                                      448975606                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    89182                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     142305                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data    120774692                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total    120774692                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data    121627712                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total    121627712                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data     14798027                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     14798027                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data     14830811                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     14830811                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data 473605898311                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 473605898311                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data 473605898311                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 473605898311                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data    135572719                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total    135572719                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data    136458523                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total    136458523                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.109152                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.109152                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.108684                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.108684                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 32004.665102                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 32004.665102                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 31933.917728                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 31933.917728                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs          335                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets     13815104                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets        76770                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs    33.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   179.954461                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      3752201                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      3752201                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data      9219252                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      9219252                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data      9219252                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      9219252                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data      5578775                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5578775                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3540868                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data      5611467                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      9152335                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data 175670789813                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 175670789813                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 238919953392                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data 176026406313                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 414946359705                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.041150                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.041150                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.041122                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.067070                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 31489.133334                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 31489.133334                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67474.967548                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 31369.053104                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 45337.759130                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      9010666                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3540868                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total      3540868                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 238919953392                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total 238919953392                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67474.967548                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 67474.967548                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.cores.core.data           40                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total           40                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.cores.core.data           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       123000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       123000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.cores.core.data           40                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total           40                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.cores.core.data           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data    106512693                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total    106512693                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data     14092939                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     14092939                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data 453425512250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 453425512250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data    120605632                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total    120605632                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.116851                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.116851                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 32173.949823                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 32173.949823                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data      8781932                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      8781932                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data      5311007                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5311007                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data 167396348750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 167396348750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.044036                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.044036                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 31518.758825                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 31518.758825                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.cores.core.data       853020                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total       853020                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.cores.core.data        32784                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total        32784                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.cores.core.data       885804                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total       885804                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.cores.core.data     0.037010                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.037010                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.cores.core.data        32692                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total        32692                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.cores.core.data    355616500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total    355616500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.cores.core.data     0.036907                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.036907                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.cores.core.data 10877.783556                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 10877.783556                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data     14261999                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total     14261999                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data       705088                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       705088                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data  20180386061                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total  20180386061                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data     14967087                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total     14967087                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.047109                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.047109                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 28621.088518                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 28621.088518                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data       437320                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total       437320                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data       267768                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       267768                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data   8274441063                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   8274441063                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.017890                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.017890                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 30901.530665                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 30901.530665                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5578775                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued    135304794                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused        12868                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful      2398569                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss        16467                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.017727                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.300673                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache     95872574                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR     35891350                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            2                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate    131763926                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified    200870141                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit     45204832                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand      1057933                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage      6516958                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage       218023                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   511.953991                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs    130787706                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      9011178                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs    14.513941                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick       148000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   215.936574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   296.017417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.421751                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.578159                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999910                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          190                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          322                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1          155                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          200                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.371094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.628906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses   1100680002                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses   1100680002                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst    268345684                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total    268345684                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst    268345684                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total    268345684                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         4772                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         4772                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         4772                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         4772                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    268200000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    268200000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    268200000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    268200000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst    268350456                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total    268350456                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst    268350456                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total    268350456                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.000018                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000018                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.000018                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000018                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 56202.849958                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 56202.849958                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 56202.849958                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 56202.849958                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst         1099                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total         1099                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst         1099                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total         1099                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         3673                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         3673                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         3673                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         3673                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    214347000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    214347000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    214347000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    214347000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 58357.473455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 58357.473455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 58357.473455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 58357.473455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         3159                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst    268345684                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total    268345684                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         4772                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         4772                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    268200000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    268200000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst    268350456                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total    268350456                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.000018                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000018                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 56202.849958                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 56202.849958                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst         1099                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total         1099                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         3673                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         3673                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    214347000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    214347000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 58357.473455                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 58357.473455                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   511.952416                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs    268349356                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         3672                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs 73079.889978                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick        70750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.952416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          124                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1           89                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          287                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses   2146807320                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses   2146807320                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      8888234                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      6270399                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      9606769                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq       141157                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp       141157                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       126616                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       126616                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      8888235                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        10499                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     27315336                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     27325835                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       234688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    816856256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    817090944                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          6863348                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic    161164992                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     16019351                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000198                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.014072                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     16016178     99.98%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1         3173      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     16019351                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   6219941952                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      1836249                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   4540878250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     18169833                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      9154989                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops         3124                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops         3124                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher        19377                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst          363                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.cores.core.data      2123262                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2143002                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher        19377                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst          363                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.cores.core.data      2123262                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2143002                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher      3521491                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst         3305                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data      3347048                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      6871844                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher      3521491                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst         3305                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data      3347048                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      6871844                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher 237833476948                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst    211139250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data 164698135250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 402742751448                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher 237833476948                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst    211139250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data 164698135250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 402742751448                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher      3540868                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         3668                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data      5470310                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      9014846                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher      3540868                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         3668                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data      5470310                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      9014846                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994528                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.901036                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.611857                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.762281                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994528                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.901036                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.611857                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.762281                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67537.721081                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 63884.795764                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 49206.983363                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 58607.667963                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67537.721081                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 63884.795764                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 49206.983363                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 58607.667963                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks      2518197                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total      2518197                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3521491                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst         3305                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data      3347048                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      6871844                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3521491                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst         3305                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data      3347048                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      6871844                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 236953104198                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst    210313250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data 163861373250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 401024790698                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 236953104198                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst    210313250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data 163861373250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 401024790698                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994528                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.901036                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.611857                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.762281                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994528                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.901036                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.611857                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.762281                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67287.721081                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 63634.871407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 48956.983363                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 58357.668000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67287.721081                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 63634.871407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 48956.983363                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 58357.668000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      6855491                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks         1002                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total         1002                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data         6274                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         6274                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data       120337                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total       120342                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::cache_hierarchy.l1dcaches.prefetcher       351250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data   7585616250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   7585967500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data       126611                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       126616                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.950447                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.950449                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher        70250                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 63036.441410                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 63036.741121                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data       120337                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total       120342                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher       350000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data   7555532000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   7555882000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.950447                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.950449                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        70000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 62786.441410                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 62786.741121                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        19377                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst          363                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data      2116988                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2136728                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher      3521486                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst         3305                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data      3226711                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      6751502                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher 237833125698                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst    211139250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data 157112519000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 395156783948                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher      3540863                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         3668                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data      5343699                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      8888230                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.994528                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.901036                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.603835                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.759600                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67537.717230                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 63884.795764                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 48691.227383                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 58528.722046                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3521486                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst         3305                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data      3226711                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      6751502                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 236952754198                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    210313250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data 156305841250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 393468908698                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994528                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.901036                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.603835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.759600                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67287.717230                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 63634.871407                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 48441.227383                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 58278.722083                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data       141157                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total       141157                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data       141157                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total       141157                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      3752201                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      3752201                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      3752201                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      3752201                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 16346.665866                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     18168790                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      6871875                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.643935                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick        70250                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     0.094193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  7691.140214                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst     8.026803                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  8647.404656                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.469430                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.000490                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.527796                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.997721                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022        15573                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024          811                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::0           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1         4304                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2        11234                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          242                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1          397                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.950500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.049500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    297588563                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    297588563                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadResp      6751501                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      4037701                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      8327898                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq       120342                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp       120342                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      6751502                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     20598840                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    600962560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          5510446                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     97248256                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples     12382290                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.000634                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.025174                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0     12374438     99.94%     99.94% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1         7852      0.06%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total     12382290                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   4067659308                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   3435921500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests     13726997                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      6855165                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops         7852                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops         7852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher        33775                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.cores.core.inst           25                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.cores.core.data      1203134                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total      1236934                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher        33775                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.cores.core.inst           25                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.cores.core.data      1203134                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total      1236934                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher      3487716                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.cores.core.inst         3280                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.cores.core.data      2143914                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      5634910                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher      3487716                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.cores.core.inst         3280                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.cores.core.data      2143914                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      5634910                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher 220986443276                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.cores.core.inst    196808750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.cores.core.data 136627516750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 357810768776                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher 220986443276                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.cores.core.inst    196808750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.cores.core.data 136627516750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 357810768776                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher      3521491                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.cores.core.inst         3305                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.cores.core.data      3347048                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      6871844                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher      3521491                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.cores.core.inst         3305                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.cores.core.data      3347048                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      6871844                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990409                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.cores.core.inst     0.992436                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.cores.core.data     0.640539                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.820000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990409                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.cores.core.inst     0.992436                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.cores.core.data     0.640539                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.820000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63361.364078                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.cores.core.inst 60002.667683                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.cores.core.data 63728.077129                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 63498.932330                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63361.364078                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.cores.core.inst 60002.667683                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.cores.core.data 63728.077129                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 63498.932330                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks      1519504                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total      1519504                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3487716                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.cores.core.inst         3280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.cores.core.data      2143914                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      5634910                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3487716                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.cores.core.inst         3280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.cores.core.data      2143914                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      5634910                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 220114514276                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.cores.core.inst    195989000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.cores.core.data 136091538250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 356402041526                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 220114514276                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.cores.core.inst    195989000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.cores.core.data 136091538250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 356402041526                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990409                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.cores.core.inst     0.992436                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.cores.core.data     0.640539                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.820000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990409                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.cores.core.inst     0.992436                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.cores.core.data     0.640539                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.820000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63111.364078                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.cores.core.inst 59752.743902                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.cores.core.data 63478.077129                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 63248.932374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63111.364078                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.cores.core.inst 59752.743902                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.cores.core.data 63478.077129                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 63248.932374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      5510446                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks          938                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total          938                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.cores.core.data         3617                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total         3617                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.cores.core.data       116720                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total       116725                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::cache_hierarchy.l1dcaches.prefetcher       330000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.cores.core.data   7032557250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   7032887250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.cores.core.data       120337                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total       120342                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.cores.core.data     0.969943                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.969944                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher        66000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.cores.core.data 60251.518592                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 60251.764832                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.cores.core.data       116720                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total       116725                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher       328750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.cores.core.data   7003377250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   7003706000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.cores.core.data     0.969943                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.969944                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        65750                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 60001.518592                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 60001.764832                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        33775                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.cores.core.inst           25                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.cores.core.data      1199517                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total      1233317                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher      3487711                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.cores.core.inst         3280                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.cores.core.data      2027194                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      5518185                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher 220986113276                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.cores.core.inst    196808750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.cores.core.data 129594959500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 350777881526                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher      3521486                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.cores.core.inst         3305                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.cores.core.data      3226711                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      6751502                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.990409                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.cores.core.inst     0.992436                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.cores.core.data     0.628254                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.817327                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63361.360295                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 60002.667683                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.cores.core.data 63928.247371                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 63567.618977                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3487711                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.cores.core.inst         3280                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.cores.core.data      2027194                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      5518185                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 220114185526                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    195989000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.cores.core.data 129088161000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 349398335526                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990409                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.992436                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.628254                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.817327                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63111.360295                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 59752.743902                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 63678.247371                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 63317.619023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks      2518197                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total      2518197                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks      2518197                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total      2518197                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 130227.089728                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs     13726058                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      5641518                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     2.433043                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick        69750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   499.763028                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher 69311.392787                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.cores.core.inst    33.410414                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.cores.core.data 60382.523500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.003813                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.528804                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.cores.core.inst     0.000255                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.cores.core.data     0.460682                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.993554                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022       128469                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         2603                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::0           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1         4304                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2        49776                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3        74354                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          242                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1          397                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2          790                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         1174                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.980141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.019859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    225273470                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    225273470                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      5518184                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty      1519504                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      3984027                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       116725                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       116725                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      5518184                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      8384412                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      8388937                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total     16773349                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     16773349                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    228883264                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    228999168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    457882432                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    457882432                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      5634909                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      5634909    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      5634909                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   1936908712                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy   1949438636                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy   3039294565                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests     11138440                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      5503541                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    759597.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples   1717126.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.cores.core.inst::samples      1651.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.cores.core.data::samples   1097697.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.004473239652                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        45452                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        45452                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       6274911                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       714760                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               2816704                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               759597                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             2816704                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             759597                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ              230                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.42                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                56.66                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         2816704                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         759597                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0           1939503                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            595491                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            188122                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3             72995                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             18966                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5              1151                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6               204                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                38                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47            13177                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48            14523                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            32512                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            45682                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            46419                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            46080                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            46715                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            45966                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            46087                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            49157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            47821                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            46650                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            48862                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            46557                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            45951                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            45545                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            46329                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            45463                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        45452                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    60.852548                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    40.676972                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   353.761820                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-1023        45398     99.88%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1024-2047           15      0.03%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2048-3071            7      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::3072-4095            4      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::6144-7167           26      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64512-65535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        45452                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        45452                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.710684                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.676350                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.098817                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        30669     67.48%     67.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17         1235      2.72%     70.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18        10589     23.30%     93.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19         2168      4.77%     98.26% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          606      1.33%     99.59% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21          155      0.34%     99.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           25      0.06%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        45452                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ             14720                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys         180269056                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       48614208                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        922451919.66994143                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        248762990.65344760                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            195423703250                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                54644.09                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher    109896064                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.cores.core.inst       105664                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.cores.core.data     70252608                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     48610176                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 562347401.436277270317                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.cores.core.inst 540691.574043659959                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.cores.core.data 359488503.181710124016                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 248742358.570367813110                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher      1717150                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.cores.core.inst         1651                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.cores.core.data      1097903                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       759597                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  49344759501                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.cores.core.inst     43008820                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.cores.core.data  32328933500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 10756093427459                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     28736.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.cores.core.inst     26050.16                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.cores.core.data     29446.07                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  14160263.18                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher    109897600                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.cores.core.inst       105664                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.cores.core.data     70265792                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total    180269056                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.cores.core.inst       105664                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total       105664                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     48614208                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     48614208                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher      1717150                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.cores.core.inst         1651                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.cores.core.data      1097903                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      2816704                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       759597                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       759597                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher    562355261                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.cores.core.inst       540692                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.cores.core.data    359555967                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    922451920                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.cores.core.inst       540692                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       540692                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    248762991                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    248762991                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    248762991                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher    562355261                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.cores.core.inst       540692                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.cores.core.data    359555967                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total   1171214910                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        2816474                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        759534                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        87886                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        87918                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        87964                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        87909                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        87618                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        87739                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        88554                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        87929                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        87621                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        87845                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        88438                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        87906                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        87517                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        87247                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        87783                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        87831                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        88548                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        88707                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        87933                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        87365                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        88324                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        88506                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        87952                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        87742                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        88012                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        88026                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        89128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        88604                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        87906                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        87788                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        88092                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        88136                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0        23691                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1        23614                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2        23931                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3        23732                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4        23588                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5        23622                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6        23676                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7        23544                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8        23570                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        23581                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        23834                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        23709                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        23770                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13        23798                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14        23910                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15        23918                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16        23932                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17        23672                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18        23938                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19        23743                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20        23941                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21        23791                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22        23851                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23        23596                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        23693                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        23645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26        23783                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27        23792                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28        23543                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29        23696                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30        23659                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31        23771                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       32450938613                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      9384491368                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  81716701821                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          11521.83                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     29013.83                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits       2378258                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       494812                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        84.44                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        65.15                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples       702911                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   325.589464                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   178.659444                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   353.729543                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127       307942     43.81%     43.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       125395     17.84%     61.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        46278      6.58%     68.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511        36508      5.19%     73.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639        33997      4.84%     78.26% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767        21495      3.06%     81.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895        16185      2.30%     83.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023        11675      1.66%     85.28% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151       103436     14.72%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total       702911                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesRead       180254336                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.bytesWritten     48610176                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        922.376596                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        248.742359                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              6.10                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          4.80                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.30                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         80.34                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 532374085.152008                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 939811984.775978                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 3855711618.192512                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 895233443.328069                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 16963298439.415831                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 77383371725.024796                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 10364304123.399652                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 110934105419.269623                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   567.659147                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE  30918675110                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   8784650000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT 155720471140                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 563770561.536011                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 995230582.466400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 3869601675.946117                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 896549796.576071                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 16963298439.415831                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 77280881723.430466                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 10435058642.266798                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 111004391421.617798                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   568.018806                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE  31036582098                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   8784650000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT 155602564152                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    759907.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples   1770538.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.cores.core.inst::samples      1628.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.cores.core.data::samples   1045816.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.004174820152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        45381                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        45381                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       6273906                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       715215                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               2818205                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               759907                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             2818205                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             759907                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ              223                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.48                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                56.54                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         2818205                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         759907                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0           1845169                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            682124                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            203171                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3             67479                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             18783                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5              1039                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6               188                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                27                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47            13755                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48            15167                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            28959                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            45122                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            45721                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            45695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            45759                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            45806                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            45898                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            46389                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            50521                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            50094                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            48967                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            47853                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            45722                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            47088                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            45886                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            45398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        45381                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    61.277539                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    40.750937                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   371.193339                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-1023        45328     99.88%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-2047           14      0.03%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2048-3071            8      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::3072-4095            2      0.00%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::4096-5119            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::6144-7167           26      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64512-65535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        45381                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        45381                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.743791                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.708437                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.115479                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        29917     65.92%     65.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17         1332      2.94%     68.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18        11094     24.45%     93.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19         2185      4.81%     98.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          644      1.42%     99.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21          163      0.36%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22           37      0.08%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23            7      0.02%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::25            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        45381                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ             14272                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys         180365120                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       48634048                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        922943487.23665226                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        248864513.60193551                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            195423442250                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                54616.36                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher    113314432                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.cores.core.inst       104192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.cores.core.data     66932224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     48630400                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 579839477.967361450195                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.cores.core.inst 533159.226252621738                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.cores.core.data 342497819.018803358078                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 248845846.479149013758                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher      1770566                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.cores.core.inst         1628                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.cores.core.data      1046011                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       759907                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  51268172412                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.cores.core.inst     41358379                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.cores.core.data  30754852032                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 10741174528639                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     28955.81                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.cores.core.inst     25404.41                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.cores.core.data     29402.03                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  14134854.04                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher    113316224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.cores.core.inst       104192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.cores.core.data     66944704                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total    180365120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.cores.core.inst       104192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total       104192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     48634048                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     48634048                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher      1770566                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.cores.core.inst         1628                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.cores.core.data      1046011                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      2818205                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       759907                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       759907                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher    579848648                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.cores.core.inst       533159                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.cores.core.data    342561680                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    922943487                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.cores.core.inst       533159                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       533159                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    248864514                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    248864514                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    248864514                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher    579848648                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.cores.core.inst       533159                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.cores.core.data    342561680                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total   1171808001                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        2817982                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        759850                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        87919                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        88010                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        87675                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        87910                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        87576                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        87720                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        88627                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        87730                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        87788                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        87850                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        88761                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        88289                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        87552                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        87351                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        87654                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        88223                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        88497                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        88834                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        88059                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        87152                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        88519                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        88859                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        87804                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        87500                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        88297                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        88380                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        89072                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        88456                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        88052                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        87951                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        88079                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        87836                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0        23755                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1        23744                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2        23821                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3        23619                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4        23580                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5        23589                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6        23820                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7        23491                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8        23605                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9        23733                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        23894                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        23888                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        23804                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13        23864                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14        23795                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15        23983                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16        23918                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17        23766                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18        23895                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19        23682                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20        24035                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21        23840                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22        23577                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23        23572                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        23678                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        23834                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26        23664                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27        23866                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28        23564                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29        23639                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30        23637                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31        23698                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       32772241679                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      9389516024                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  82064382823                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          11629.68                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     29121.68                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits       2377955                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       495102                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        84.39                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        65.16                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples       704750                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   324.905864                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   177.810226                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   354.823378                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127       308633     43.79%     43.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       129080     18.32%     62.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        48498      6.88%     68.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511        30258      4.29%     73.28% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639        32941      4.67%     77.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767        19362      2.75%     80.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895        19628      2.79%     83.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023        13062      1.85%     85.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151       103288     14.66%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total       704750                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesRead       180350848                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.bytesWritten     48630400                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        922.870456                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        248.845846                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              6.10                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          4.80                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.30                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         80.30                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 533922545.520005                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 942548365.785572                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 3858262517.424530                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 896405894.160068                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 16963298439.415831                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 77264570740.434525                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 10446319016.314827                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 110905327519.035248                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   567.511888                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE  31172953710                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   8784650000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT 155466192540                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 565086674.880012                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 997556781.614396                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 3871187073.533299                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 896122807.440071                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 16963298439.415831                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 77365709468.753403                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 10376497356.154764                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 111035458601.773804                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   568.177779                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE  30849423947                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   8784650000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT 155789722303                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        781695186                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded       857133748                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded         1838                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued      777391260                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued      1697753                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined    408159974                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined    489945409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved          710                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples    781313401                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     0.994980                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     1.605309                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0    514542164     65.86%     65.86% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1     51235762      6.56%     72.41% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2     61835183      7.91%     80.33% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3     55633255      7.12%     87.45% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4     68490992      8.77%     96.21% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5     16395758      2.10%     98.31% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6     12689231      1.62%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7       421225      0.05%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8        69831      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total    781313401                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu     23372684     78.93%     78.93% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult           28      0.00%     78.93% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv         2471      0.01%     78.93% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd         2096      0.01%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt           38      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd         4182      0.01%     78.96% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu         2402      0.01%     78.96% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     78.96% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt         6107      0.02%     78.98% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc          148      0.00%     78.98% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%     78.98% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift       702981      2.37%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            1      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     81.36% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead       791873      2.67%     84.03% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite       950853      3.21%     87.24% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead      1591002      5.37%     92.62% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite      2186612      7.38%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass      2034303      0.26%      0.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu    610511777     78.53%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult         1505      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv        70221      0.01%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd         4734      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt         2278      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd      4432755      0.57%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu        19062      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt        21336      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc        10941      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift      4428602      0.57%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            1      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt           51      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv           14      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead    119615554     15.39%     95.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite     20227655      2.60%     97.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead      7701515      0.99%     98.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite      8308956      1.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total    777391260                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         0.994494                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy            29613478                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.038093                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads   2312832943                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites   1232664842                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses    736484950                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads     54574209                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites     32645566                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses     24302624                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses    775542220                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses     29428215                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numInsts         772119612                       # Number of executed instructions (Count)
board.processor.cores.core.numLoadInsts     123223731                       # Number of load instructions executed (Count)
board.processor.cores.core.numSquashedInsts      5271648                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.numNop                   0                       # Number of nop insts executed (Count)
board.processor.cores.core.numRefs          150945761                       # Number of memory reference insts executed (Count)
board.processor.cores.core.numBranches       87013301                       # Number of branches executed (Count)
board.processor.cores.core.numStoreInsts     27722030                       # Number of stores executed (Count)
board.processor.cores.core.numRate           0.987750                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.timesIdled            2168                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles          381785                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.committedInsts    281369597                       # Number of Instructions Simulated (Count)
board.processor.cores.core.committedOps     448975606                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.cpi               2.778179                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores.core.totalCpi          2.778179                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores.core.ipc               0.359948                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores.core.totalIpc          0.359948                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores.core.intRegfileReads   1018766285                       # Number of integer regfile reads (Count)
board.processor.cores.core.intRegfileWrites    542201336                       # Number of integer regfile writes (Count)
board.processor.cores.core.fpRegfileReads     30554427                       # Number of floating regfile reads (Count)
board.processor.cores.core.fpRegfileWrites     16405296                       # Number of floating regfile writes (Count)
board.processor.cores.core.ccRegfileReads    482179738                       # number of cc regfile reads (Count)
board.processor.cores.core.ccRegfileWrites    322276711                       # number of cc regfile writes (Count)
board.processor.cores.core.miscRegfileReads    344710910                       # number of misc regfile reads (Count)
board.processor.cores.core.miscRegfileWrites          972                       # number of misc regfile writes (Count)
board.processor.cores.core.MemDepUnit__0.insertedLoads    140739227                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores     33635736                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      5072719                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores      3265524                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups    160744485                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.condPredicted    160590973                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condIncorrect      7740352                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.BTBLookups     84118506                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates      4068575                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits     84110547                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.999905                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.RASUsed        16614                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores.core.branchPred.RASIncorrect           27                       # Number of incorrect RAS predictions. (Count)
board.processor.cores.core.branchPred.indirectLookups        18163                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits         7061                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses        11102                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted         1897                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.commit.commitSquashedInsts    576897993                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls         1128                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts      7738393                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples    702898214                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     0.638749                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     1.746635                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0    578140811     82.25%     82.25% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1     38571624      5.49%     87.74% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2     10032833      1.43%     89.17% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3     29032098      4.13%     93.30% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4     12484233      1.78%     95.07% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5      3219618      0.46%     95.53% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6      6077889      0.86%     96.40% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7      1973198      0.28%     96.68% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8     23365910      3.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total    702898214                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.instsCommitted    281369597                       # Number of instructions committed (Count)
board.processor.cores.core.commit.opsCommitted    448975606                       # Number of ops (including micro ops) committed (Count)
board.processor.cores.core.commit.memRefs     83255245                       # Number of memory references committed (Count)
board.processor.cores.core.commit.loads      68154716                       # Number of loads committed (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars           80                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.branches     56726683                       # Number of branches committed (Count)
board.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores.core.commit.floating     17669432                       # Number of committed floating point instructions. (Count)
board.processor.cores.core.commit.integer    440285651                       # Number of committed integer instructions. (Count)
board.processor.cores.core.commit.functionCalls        11912                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass       242480      0.05%      0.05% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu    356995218     79.51%     79.57% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult         1440      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv        37465      0.01%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd         3503      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt         1728      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd      4201970      0.94%     80.51% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.51% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu        14485      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt        16018      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc         9582      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift      4196423      0.93%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt           36      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv           12      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead     63668554     14.18%     95.64% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite     10362622      2.31%     97.95% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead      4486162      1.00%     98.94% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite      4737907      1.06%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total    448975606                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples     23365910                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.decode.idleCycles     43955009                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles    418032971                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles    283982455                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles     27446010                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles      7896956                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved     74201190                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred         2409                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts   1105459470                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts     44795042                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.fetch.icacheStallCycles      7115861                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores.core.fetch.insts      823805453                       # Number of instructions fetch has processed (Count)
board.processor.cores.core.fetch.branches    160744485                       # Number of branches that fetch encountered (Count)
board.processor.cores.core.fetch.predictedBranches     84134222                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles     766286998                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles     15798672                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles          469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles        10737                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.cacheLines    268350456                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes         2200                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples    781313401                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     1.623590                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     1.734595                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0    364814786     46.69%     46.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1     58336403      7.47%     54.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2     89322108     11.43%     65.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3     43808570      5.61%     71.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4    225031534     28.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total    781313401                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.branchRate     0.205636                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetch.rate        1.053870                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles      7896956                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles    240246358                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles      6127209                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts    857135586                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts     16225172                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts    140739227                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts     33635736                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts         1259                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents      1371245                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents      4135769                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents        14864                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect      7202531                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect      4964899                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts     12167430                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit    767231597                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount    760787574                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst    571878509                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst    880652749                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        0.973253                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.649380                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.cores.core.lsq0.forwLoads      1282817                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads     72584511                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses         1637                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation        14864                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores     18535207                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads           53                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache        68774                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples     68087998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean    18.153935                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev    70.290040                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9     58704238     86.22%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19      2417718      3.55%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29       763339      1.12%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39       780475      1.15%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49       164543      0.24%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59       212828      0.31%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69       726833      1.07%     93.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79       130549      0.19%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89        93759      0.14%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99       117710      0.17%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109        64727      0.10%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119       144078      0.21%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129       178681      0.26%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139       150235      0.22%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149       251403      0.37%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159       412618      0.61%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169       301703      0.44%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179       183104      0.27%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189       210899      0.31%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199       196224      0.29%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209        54005      0.08%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219        62547      0.09%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229       870225      1.28%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239        55768      0.08%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249        59109      0.09%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259        28187      0.04%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269        24886      0.04%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279        25048      0.04%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289       205818      0.30%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299        21723      0.03%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows       475018      0.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         2611                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total     68087998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.rdAccesses    122820658                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     27722080                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses      1574850                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses       404833                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    268350994                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses         1101                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 195423796250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles      7896956                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles     68610715                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles    361658926                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles        31253                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles    283325542                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles     59790009                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts   1077862207                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents      3405116                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents      8695476                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.SQFullEvents     42423407                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.fullRegistersEvents      1810443                       # Number of times there has been no free registers (Count)
board.processor.cores.core.rename.renamedOperands   2090685171                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups   4021085571                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups   1517508306                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups     31356553                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps    883352296                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps   1207332866                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing         1003                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing          990                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts     39954265                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads       1703494526                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes      2130269092                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts    281369597                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps    448975606                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls          114                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
