Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 11:34:01 2024
| Host         : eecs-digital-19 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 ram_addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            renderer_buffer/BRAM_reg_10/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 7.157ns (79.022%)  route 1.900ns (20.978%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 11.403 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.893    -2.217    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009    -6.226 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018    -4.208    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.112 r  wizard_hdmi/clkout1_buf/O
                         net (fo=3154, estimated)     1.702    -2.411    clk_pixel
    DSP48_X1Y28          DSP48E1                                      r  ram_addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     3.104 r  ram_addrb0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.104    ram_addrb0_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     4.622 r  ram_addrb/P[5]
                         net (fo=1, estimated)        1.015     5.637    vsg/h_counter/P[5]
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.761 r  vsg/h_counter/BRAM_reg_2_i_9/O
                         net (fo=2, estimated)        0.885     6.646    renderer_buffer/ADDRBWRADDR[5]
    RAMB36_X1Y15         RAMB36E1                                     r  renderer_buffer/BRAM_reg_10/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.070    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.915     8.154 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.627     9.782    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.766    11.639    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774     7.864 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917     9.782    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_hdmi/clkout1_buf/O
                         net (fo=3154, estimated)     1.530    11.403    renderer_buffer/clk_pixel
    RAMB36_X1Y15         RAMB36E1                                     r  renderer_buffer/BRAM_reg_10/CLKBWRCLK
                         clock pessimism             -0.438    10.965    
                         clock uncertainty           -0.210    10.755    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.189    renderer_buffer/BRAM_reg_10
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  3.543    




