INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0_S_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_v1_0_S_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sample_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_testbench
INFO: [VRFC 10-2458] undeclared symbol AXI_En, assumed default net type wire [F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v:75]
