
*** Running vivado
    with args -log my_inverter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_inverter.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source my_inverter.tcl -notrace
Command: synth_design -top my_inverter -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23729
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2114.434 ; gain = 0.000 ; free physical = 1877 ; free virtual = 9353
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_inverter' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/sources_1/new/my_inverter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'my_inverter' (1#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/sources_1/new/my_inverter.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2117.309 ; gain = 2.875 ; free physical = 1972 ; free virtual = 9468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.152 ; gain = 17.719 ; free physical = 1962 ; free virtual = 9463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.152 ; gain = 17.719 ; free physical = 1962 ; free virtual = 9463
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2132.152 ; gain = 0.000 ; free physical = 1956 ; free virtual = 9457
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc]
WARNING: [Vivado 12-4379] -period contains time 400000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc:25]
WARNING: [Vivado 12-4379] -waveform contains time 200000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc:25]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/my_inverter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/my_inverter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.934 ; gain = 0.000 ; free physical = 1868 ; free virtual = 9373
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.934 ; gain = 0.000 ; free physical = 1868 ; free virtual = 9373
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1687 ; free virtual = 9217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1687 ; free virtual = 9217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1693 ; free virtual = 9217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1684 ; free virtual = 9210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1718 ; free virtual = 9252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-681] value '400000000000.0ps' out of range, cropping to '214748368.0ps' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc:25]
WARNING: [Synth 8-681] value '200000000000.0ps' out of range, cropping to '214748368.0ps' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc:25]
WARNING: [Synth 8-681] value '400000000000.0ps' out of range, cropping to '214748368.0ps' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc:25]
WARNING: [Synth 8-681] value '200000000000.0ps' out of range, cropping to '214748368.0ps' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.srcs/constrs_1/new/my_inverter.xdc:25]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1577 ; free virtual = 9146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1577 ; free virtual = 9146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1575 ; free virtual = 9145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |     1|
|6     |LUT5 |     2|
|7     |LUT6 |     1|
|8     |FDRE |     7|
|9     |IBUF |     1|
|10    |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1562 ; free virtual = 9138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.934 ; gain = 17.719 ; free physical = 1612 ; free virtual = 9190
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2261.934 ; gain = 147.500 ; free physical = 1611 ; free virtual = 9189
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.934 ; gain = 0.000 ; free physical = 1681 ; free virtual = 9262
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.879 ; gain = 0.000 ; free physical = 1626 ; free virtual = 9210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2277.879 ; gain = 163.570 ; free physical = 1759 ; free virtual = 9343
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab1/Lab1.runs/synth_1/my_inverter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_inverter_utilization_synth.rpt -pb my_inverter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  6 12:05:02 2022...
