// Seed: 1356916656
module module_0 (
    input uwire id_0,
    input tri0 sample,
    input tri id_2
    , id_37,
    input wor id_3,
    output tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri id_8,
    output tri0 id_9,
    output uwire id_10,
    output wor id_11,
    output tri id_12,
    input wand id_13,
    input tri0 id_14,
    output tri id_15,
    input wor sample,
    input supply1 id_17,
    output tri1 id_18,
    input supply0 id_19,
    input tri id_20,
    output tri1 id_21,
    output tri id_22,
    input uwire id_23,
    input supply0 id_24,
    input supply0 id_25,
    output supply1 id_26,
    input supply1 id_27,
    input wor id_28,
    input tri0 module_0,
    input supply1 id_30,
    output supply1 id_31,
    input uwire id_32,
    input wire id_33,
    output supply0 id_34,
    input wire id_35
);
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    input wire id_9
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_9,
      id_6,
      id_0,
      id_7,
      id_1,
      id_1,
      id_7,
      id_7,
      id_7,
      id_6,
      id_1,
      id_9,
      id_7,
      id_8,
      id_3,
      id_6,
      id_8,
      id_4,
      id_2,
      id_2,
      id_0,
      id_9,
      id_9,
      id_7,
      id_1,
      id_3,
      id_8,
      id_9,
      id_7,
      id_9,
      id_8,
      id_2,
      id_8
  );
endmodule
