

================================================================
== Vivado HLS Report for 'moments'
================================================================
* Date:           Wed Jan 08 21:41:52 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6232689|  6232689|  6232690|  6232690|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_moments_AXIvideo2Mat_fu_233  |moments_AXIvideo2Mat  |  2077923|  2077923|  2077923|  2077923|   none  |
        |grp_moments_Mat2AXIvideo_fu_254  |moments_Mat2AXIvideo  |  2076841|  2076841|  2076841|  2076841|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_row   |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + L_col  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     68|
|FIFO             |        0|      -|      30|    120|
|Instance         |        0|      -|     388|    513|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     74|
|Register         |        -|      -|     170|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     588|    775|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+-----+-----+
    |             Instance            |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-----------------------+---------+-------+-----+-----+
    |grp_moments_AXIvideo2Mat_fu_233  |moments_AXIvideo2Mat   |        0|      0|  195|  218|
    |grp_moments_Mat2AXIvideo_fu_254  |moments_Mat2AXIvideo   |        0|      0|   43|   63|
    |moments_control_s_axi_U          |moments_control_s_axi  |        0|      0|  150|  232|
    +---------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                            |                       |        0|      0|  388|  513|
    +---------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------------------+---------+---+----+------+-----+---------+
    |                        Name                        | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------------------------------------+---------+---+----+------+-----+---------+
    |img_0_data_stream_0_V_img_0_data_stream_0_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_1_V_img_0_data_stream_1_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_2_V_img_0_data_stream_2_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_0_V_img_1_data_stream_0_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_1_V_img_1_data_stream_1_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_2_V_img_1_data_stream_2_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    +----------------------------------------------------+---------+---+----+------+-----+---------+
    |Total                                               |        0| 30| 120|     6|   48|       48|
    +----------------------------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_293_p2                                   |     +    |      0|  0|  11|          11|           1|
    |row_fu_281_p2                                   |     +    |      0|  0|  11|          11|           1|
    |grp_moments_AXIvideo2Mat_fu_233_in_data_TVALID  |    and   |      0|  0|   1|           1|           1|
    |out_data_V_data_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_dest_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_id_V_1_sRdy                          |    and   |      0|  0|   1|           1|           1|
    |out_data_V_keep_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_last_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_strb_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |out_data_V_user_V_1_sRdy                        |    and   |      0|  0|   1|           1|           1|
    |exitcond5_i_fu_275_p2                           |   icmp   |      0|  0|   4|          11|          11|
    |exitcond_i_fu_287_p2                            |   icmp   |      0|  0|   4|          11|           9|
    |tmp_i_12_fu_299_p2                              |   icmp   |      0|  0|   4|          11|           9|
    |ap_sig_495                                      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_521                                      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_707                                      |    or    |      0|  0|   1|           1|           1|
    |in_data_V_data_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_dest_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_id_V_0_in_rdy                         |    or    |      0|  0|   1|           1|           1|
    |in_data_V_keep_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_last_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_strb_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |in_data_V_user_V_0_in_rdy                       |    or    |      0|  0|   1|           1|           1|
    |tmp_1_fu_305_p3                                 |  select  |      0|  0|   8|           1|           8|
    |tmp_2_fu_312_p3                                 |  select  |      0|  0|   8|           1|           8|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  68|          75|          65|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   4|          9|    1|          9|
    |ap_reg_ppiten_pp0_it2                  |   1|          2|    1|          2|
    |col_i_reg_222                          |  11|          2|   11|         22|
    |img_0_data_stream_0_V_write            |   1|          2|    1|          2|
    |img_0_data_stream_1_V_write            |   1|          2|    1|          2|
    |img_0_data_stream_2_V_write            |   1|          2|    1|          2|
    |img_1_data_stream_0_V_read             |   1|          2|    1|          2|
    |img_1_data_stream_1_V_read             |   1|          2|    1|          2|
    |img_1_data_stream_2_V_read             |   1|          2|    1|          2|
    |in_data_V_data_V_0_data_out            |  24|          2|   24|         48|
    |in_data_V_data_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_dest_V_0_data_out            |   1|          2|    1|          2|
    |in_data_V_dest_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_id_V_0_data_out              |   1|          2|    1|          2|
    |in_data_V_id_V_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |in_data_V_keep_V_0_data_out            |   3|          2|    3|          6|
    |in_data_V_keep_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_last_V_0_data_out            |   1|          2|    1|          2|
    |in_data_V_last_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_strb_V_0_data_out            |   3|          2|    3|          6|
    |in_data_V_strb_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_data_V_user_V_0_data_out            |   1|          2|    1|          2|
    |in_data_V_user_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |row_i_reg_211                          |  11|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  74|         62|   71|        156|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   8|   0|    8|          0|
    |ap_reg_grp_moments_AXIvideo2Mat_fu_233_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_moments_Mat2AXIvideo_fu_254_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_i_reg_364_pp0_iter1        |   1|   0|    1|          0|
    |col_i_reg_222                                    |  11|   0|   11|          0|
    |exitcond_i_reg_364                               |   1|   0|    1|          0|
    |in_data_V_data_V_0_data_reg                      |  24|   0|   24|          0|
    |in_data_V_data_V_0_has_vld_data_reg              |   1|   0|    1|          0|
    |in_data_V_data_V_0_in_rdy                        |   1|   0|    1|          0|
    |in_data_V_dest_V_0_areset_d                      |   1|   0|    1|          0|
    |in_data_V_dest_V_0_data_reg                      |   1|   0|    1|          0|
    |in_data_V_dest_V_0_has_vld_data_reg              |   1|   0|    1|          0|
    |in_data_V_dest_V_0_in_rdy                        |   1|   0|    1|          0|
    |in_data_V_id_V_0_data_reg                        |   1|   0|    1|          0|
    |in_data_V_id_V_0_has_vld_data_reg                |   1|   0|    1|          0|
    |in_data_V_id_V_0_in_rdy                          |   1|   0|    1|          0|
    |in_data_V_keep_V_0_data_reg                      |   3|   0|    3|          0|
    |in_data_V_keep_V_0_has_vld_data_reg              |   1|   0|    1|          0|
    |in_data_V_keep_V_0_in_rdy                        |   1|   0|    1|          0|
    |in_data_V_last_V_0_data_reg                      |   1|   0|    1|          0|
    |in_data_V_last_V_0_has_vld_data_reg              |   1|   0|    1|          0|
    |in_data_V_last_V_0_in_rdy                        |   1|   0|    1|          0|
    |in_data_V_strb_V_0_data_reg                      |   3|   0|    3|          0|
    |in_data_V_strb_V_0_has_vld_data_reg              |   1|   0|    1|          0|
    |in_data_V_strb_V_0_in_rdy                        |   1|   0|    1|          0|
    |in_data_V_user_V_0_data_reg                      |   1|   0|    1|          0|
    |in_data_V_user_V_0_has_vld_data_reg              |   1|   0|    1|          0|
    |in_data_V_user_V_0_in_rdy                        |   1|   0|    1|          0|
    |out_data_V_data_V_1_areset_d                     |   1|   0|    1|          0|
    |out_data_V_data_V_1_data_reg                     |  24|   0|   24|          0|
    |out_data_V_data_V_1_mVld                         |   1|   0|    1|          0|
    |out_data_V_dest_V_1_areset_d                     |   1|   0|    1|          0|
    |out_data_V_dest_V_1_data_reg                     |   1|   0|    1|          0|
    |out_data_V_dest_V_1_mVld                         |   1|   0|    1|          0|
    |out_data_V_id_V_1_areset_d                       |   1|   0|    1|          0|
    |out_data_V_id_V_1_data_reg                       |   1|   0|    1|          0|
    |out_data_V_id_V_1_mVld                           |   1|   0|    1|          0|
    |out_data_V_keep_V_1_areset_d                     |   1|   0|    1|          0|
    |out_data_V_keep_V_1_data_reg                     |   3|   0|    3|          0|
    |out_data_V_keep_V_1_mVld                         |   1|   0|    1|          0|
    |out_data_V_last_V_1_areset_d                     |   1|   0|    1|          0|
    |out_data_V_last_V_1_data_reg                     |   1|   0|    1|          0|
    |out_data_V_last_V_1_mVld                         |   1|   0|    1|          0|
    |out_data_V_strb_V_1_areset_d                     |   1|   0|    1|          0|
    |out_data_V_strb_V_1_data_reg                     |   3|   0|    3|          0|
    |out_data_V_strb_V_1_mVld                         |   1|   0|    1|          0|
    |out_data_V_user_V_1_areset_d                     |   1|   0|    1|          0|
    |out_data_V_user_V_1_data_reg                     |   1|   0|    1|          0|
    |out_data_V_user_V_1_mVld                         |   1|   0|    1|          0|
    |row_i_reg_211                                    |  11|   0|   11|          0|
    |row_reg_359                                      |  11|   0|   11|          0|
    |tmp_1_reg_384                                    |   8|   0|    8|          0|
    |tmp_2_reg_389                                    |   8|   0|    8|          0|
    |tmp_i_12_reg_373                                 |   1|   0|    1|          0|
    |tmp_reg_379                                      |   8|   0|    8|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 170|   0|  170|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |      control      |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |      control      |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |      control      |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |      control      |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |      control      |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |      control      |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |      control      |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |      control      |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |      moments      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |      moments      | return value |
|interrupt              | out |    1| ap_ctrl_hs |      moments      | return value |
|in_data_TDATA          |  in |   24|    axis    |  in_data_V_data_V |    pointer   |
|in_data_TVALID         |  in |    1|    axis    |  in_data_V_dest_V |    pointer   |
|in_data_TREADY         | out |    1|    axis    |  in_data_V_dest_V |    pointer   |
|in_data_TDEST          |  in |    1|    axis    |  in_data_V_dest_V |    pointer   |
|in_data_TKEEP          |  in |    3|    axis    |  in_data_V_keep_V |    pointer   |
|in_data_TSTRB          |  in |    3|    axis    |  in_data_V_strb_V |    pointer   |
|in_data_TUSER          |  in |    1|    axis    |  in_data_V_user_V |    pointer   |
|in_data_TLAST          |  in |    1|    axis    |  in_data_V_last_V |    pointer   |
|in_data_TID            |  in |    1|    axis    |   in_data_V_id_V  |    pointer   |
|out_data_TDATA         | out |   24|    axis    | out_data_V_data_V |    pointer   |
|out_data_TVALID        | out |    1|    axis    | out_data_V_dest_V |    pointer   |
|out_data_TREADY        |  in |    1|    axis    | out_data_V_dest_V |    pointer   |
|out_data_TDEST         | out |    1|    axis    | out_data_V_dest_V |    pointer   |
|out_data_TKEEP         | out |    3|    axis    | out_data_V_keep_V |    pointer   |
|out_data_TSTRB         | out |    3|    axis    | out_data_V_strb_V |    pointer   |
|out_data_TUSER         | out |    1|    axis    | out_data_V_user_V |    pointer   |
|out_data_TLAST         | out |    1|    axis    | out_data_V_last_V |    pointer   |
|out_data_TID           | out |    1|    axis    |  out_data_V_id_V  |    pointer   |
+-----------------------+-----+-----+------------+-------------------+--------------+

