

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'
================================================================
* Date:           Tue May 27 19:57:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.929 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       40|       40|  0.133 us|  0.133 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |       38|       38|        36|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     426|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|     2283|    1738|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|      401|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     2684|    2332|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_32ns_32ns_32_36_1_U9  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_164_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln25_fu_180_p2       |         +|   0|  0|   9|           2|           1|
    |and_ln24_fu_198_p2       |       and|   0|  0|   2|           1|           1|
    |cond58_fu_212_p2         |      icmp|   0|  0|   9|           2|           1|
    |empty_fu_218_p2          |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln25_fu_158_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln26_fu_186_p2      |      icmp|   0|  0|  10|           2|           3|
    |or_ln27_fu_260_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_248_p0            |    select|   0|  0|  32|           1|          32|
    |qk_scaled_4_fu_350_p3    |    select|   0|  0|  32|           1|          32|
    |qk_scaled_5_fu_343_p3    |    select|   0|  0|  32|           1|          32|
    |qk_scaled_6_fu_336_p3    |    select|   0|  0|  32|           1|          32|
    |qk_scaled_7_fu_329_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_204_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln26_fu_266_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln27_1_fu_308_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_2_fu_315_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_3_fu_322_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_4_fu_224_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_5_fu_232_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_301_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_192_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_fu_254_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 426|          32|         376|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten41_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_74                                 |   9|          2|    2|          4|
    |indvar_flatten41_fu_78                  |   9|          2|    3|          6|
    |j_fu_54                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cond58_reg_451                     |   1|   0|    1|          0|
    |i_fu_74                            |   2|   0|    2|          0|
    |icmp_ln25_reg_447                  |   1|   0|    1|          0|
    |indvar_flatten41_fu_78             |   3|   0|    3|          0|
    |j_fu_54                            |   2|   0|    2|          0|
    |or_ln27_reg_464                    |   1|   0|    1|          0|
    |qk_scaled_1_fu_62                  |  32|   0|   32|          0|
    |qk_scaled_2_fu_66                  |  32|   0|   32|          0|
    |qk_scaled_3_fu_70                  |  32|   0|   32|          0|
    |qk_scaled_fu_58                    |  32|   0|   32|          0|
    |cond58_reg_451                     |  64|  32|    1|          0|
    |icmp_ln25_reg_447                  |  64|  32|    1|          0|
    |or_ln27_reg_464                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 401|  96|  212|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|qk_102_reload           |   in|   32|     ap_none|                                       qk_102_reload|        scalar|
|qk_91_reload            |   in|   32|     ap_none|                                        qk_91_reload|        scalar|
|qk_124_reload           |   in|   32|     ap_none|                                       qk_124_reload|        scalar|
|qk_113_reload           |   in|   32|     ap_none|                                       qk_113_reload|        scalar|
|d_k                     |   in|   32|     ap_none|                                                 d_k|        scalar|
|qk_scaled_3_out         |  out|   32|      ap_vld|                                     qk_scaled_3_out|       pointer|
|qk_scaled_3_out_ap_vld  |  out|    1|      ap_vld|                                     qk_scaled_3_out|       pointer|
|qk_scaled_2_out         |  out|   32|      ap_vld|                                     qk_scaled_2_out|       pointer|
|qk_scaled_2_out_ap_vld  |  out|    1|      ap_vld|                                     qk_scaled_2_out|       pointer|
|qk_scaled_1_out         |  out|   32|      ap_vld|                                     qk_scaled_1_out|       pointer|
|qk_scaled_1_out_ap_vld  |  out|    1|      ap_vld|                                     qk_scaled_1_out|       pointer|
|qk_scaled_out           |  out|   32|      ap_vld|                                       qk_scaled_out|       pointer|
|qk_scaled_out_ap_vld    |  out|    1|      ap_vld|                                       qk_scaled_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+

