\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: docplex_cutter

Minimize
 obj: num_cuts
Subject To
 cons_vertex_0: bin_sc_0_vx_0 + bin_sc_1_vx_0 = 1
 cons_vertex_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 cons_vertex_2: bin_sc_0_vx_2 + bin_sc_1_vx_2 = 1
 cons_vertex_3: bin_sc_0_vx_3 + bin_sc_1_vx_3 = 1
 cons_vertex_4: bin_sc_0_vx_4 + bin_sc_1_vx_4 = 1
 cons_vertex_5: bin_sc_0_vx_5 + bin_sc_1_vx_5 = 1
 cons_vertex_6: bin_sc_0_vx_6 + bin_sc_1_vx_6 = 1
 cons_vertex_7: bin_sc_0_vx_7 + bin_sc_1_vx_7 = 1
 cons_vertex_8: bin_sc_0_vx_8 + bin_sc_1_vx_8 = 1
 cons_vertex_9: bin_sc_0_vx_9 + bin_sc_1_vx_9 = 1
 cons_vertex_10: bin_sc_0_vx_10 + bin_sc_1_vx_10 = 1
 cons_vertex_11: bin_sc_0_vx_11 + bin_sc_1_vx_11 = 1
 cons_vertex_12: bin_sc_0_vx_12 + bin_sc_1_vx_12 = 1
 cons_vertex_13: bin_sc_0_vx_13 + bin_sc_1_vx_13 = 1
 cons_edge_0_1: - bin_sc_0_vx_0 - bin_sc_0_vx_2 + bin_sc_0_edg_0 <= 0
 cons_edge_0_2: - bin_sc_0_vx_0 + bin_sc_0_vx_2 + bin_sc_0_edg_0 >= 0
 cons_edge_0_3: bin_sc_0_vx_0 - bin_sc_0_vx_2 + bin_sc_0_edg_0 >= 0
 cons_edge_0_4: bin_sc_0_vx_0 + bin_sc_0_vx_2 + bin_sc_0_edg_0 <= 2
 cons_edge_1_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 0
 cons_edge_1_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 2
 cons_edge_2_1: - bin_sc_0_vx_1 - bin_sc_0_vx_3 + bin_sc_0_edg_2 <= 0
 cons_edge_2_2: - bin_sc_0_vx_1 + bin_sc_0_vx_3 + bin_sc_0_edg_2 >= 0
 cons_edge_2_3: bin_sc_0_vx_1 - bin_sc_0_vx_3 + bin_sc_0_edg_2 >= 0
 cons_edge_2_4: bin_sc_0_vx_1 + bin_sc_0_vx_3 + bin_sc_0_edg_2 <= 2
 cons_edge_3_1: - bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 0
 cons_edge_3_2: - bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_3: bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_4: bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 2
 cons_edge_4_1: - bin_sc_0_vx_2 - bin_sc_0_vx_4 + bin_sc_0_edg_4 <= 0
 cons_edge_4_2: - bin_sc_0_vx_2 + bin_sc_0_vx_4 + bin_sc_0_edg_4 >= 0
 cons_edge_4_3: bin_sc_0_vx_2 - bin_sc_0_vx_4 + bin_sc_0_edg_4 >= 0
 cons_edge_4_4: bin_sc_0_vx_2 + bin_sc_0_vx_4 + bin_sc_0_edg_4 <= 2
 cons_edge_5_1: - bin_sc_0_vx_3 - bin_sc_0_vx_5 + bin_sc_0_edg_5 <= 0
 cons_edge_5_2: - bin_sc_0_vx_3 + bin_sc_0_vx_5 + bin_sc_0_edg_5 >= 0
 cons_edge_5_3: bin_sc_0_vx_3 - bin_sc_0_vx_5 + bin_sc_0_edg_5 >= 0
 cons_edge_5_4: bin_sc_0_vx_3 + bin_sc_0_vx_5 + bin_sc_0_edg_5 <= 2
 cons_edge_6_1: - bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_6 <= 0
 cons_edge_6_2: - bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_6 >= 0
 cons_edge_6_3: bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_6 >= 0
 cons_edge_6_4: bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_6 <= 2
 cons_edge_7_1: - bin_sc_0_vx_4 - bin_sc_0_vx_6 + bin_sc_0_edg_7 <= 0
 cons_edge_7_2: - bin_sc_0_vx_4 + bin_sc_0_vx_6 + bin_sc_0_edg_7 >= 0
 cons_edge_7_3: bin_sc_0_vx_4 - bin_sc_0_vx_6 + bin_sc_0_edg_7 >= 0
 cons_edge_7_4: bin_sc_0_vx_4 + bin_sc_0_vx_6 + bin_sc_0_edg_7 <= 2
 cons_edge_8_1: - bin_sc_0_vx_5 - bin_sc_0_vx_7 + bin_sc_0_edg_8 <= 0
 cons_edge_8_2: - bin_sc_0_vx_5 + bin_sc_0_vx_7 + bin_sc_0_edg_8 >= 0
 cons_edge_8_3: bin_sc_0_vx_5 - bin_sc_0_vx_7 + bin_sc_0_edg_8 >= 0
 cons_edge_8_4: bin_sc_0_vx_5 + bin_sc_0_vx_7 + bin_sc_0_edg_8 <= 2
 cons_edge_9_1: - bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_9 <= 0
 cons_edge_9_2: - bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_9 >= 0
 cons_edge_9_3: bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_9 >= 0
 cons_edge_9_4: bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_9 <= 2
 cons_edge_10_1: - bin_sc_0_vx_6 - bin_sc_0_vx_8 + bin_sc_0_edg_10 <= 0
 cons_edge_10_2: - bin_sc_0_vx_6 + bin_sc_0_vx_8 + bin_sc_0_edg_10 >= 0
 cons_edge_10_3: bin_sc_0_vx_6 - bin_sc_0_vx_8 + bin_sc_0_edg_10 >= 0
 cons_edge_10_4: bin_sc_0_vx_6 + bin_sc_0_vx_8 + bin_sc_0_edg_10 <= 2
 cons_edge_11_1: - bin_sc_0_vx_7 - bin_sc_0_vx_9 + bin_sc_0_edg_11 <= 0
 cons_edge_11_2: - bin_sc_0_vx_7 + bin_sc_0_vx_9 + bin_sc_0_edg_11 >= 0
 cons_edge_11_3: bin_sc_0_vx_7 - bin_sc_0_vx_9 + bin_sc_0_edg_11 >= 0
 cons_edge_11_4: bin_sc_0_vx_7 + bin_sc_0_vx_9 + bin_sc_0_edg_11 <= 2
 cons_edge_12_1: - bin_sc_0_vx_7 - bin_sc_0_vx_8 + bin_sc_0_edg_12 <= 0
 cons_edge_12_2: - bin_sc_0_vx_7 + bin_sc_0_vx_8 + bin_sc_0_edg_12 >= 0
 cons_edge_12_3: bin_sc_0_vx_7 - bin_sc_0_vx_8 + bin_sc_0_edg_12 >= 0
 cons_edge_12_4: bin_sc_0_vx_7 + bin_sc_0_vx_8 + bin_sc_0_edg_12 <= 2
 cons_edge_13_1: - bin_sc_0_vx_8 - bin_sc_0_vx_10 + bin_sc_0_edg_13 <= 0
 cons_edge_13_2: - bin_sc_0_vx_8 + bin_sc_0_vx_10 + bin_sc_0_edg_13 >= 0
 cons_edge_13_3: bin_sc_0_vx_8 - bin_sc_0_vx_10 + bin_sc_0_edg_13 >= 0
 cons_edge_13_4: bin_sc_0_vx_8 + bin_sc_0_vx_10 + bin_sc_0_edg_13 <= 2
 cons_edge_14_1: - bin_sc_0_vx_9 - bin_sc_0_vx_11 + bin_sc_0_edg_14 <= 0
 cons_edge_14_2: - bin_sc_0_vx_9 + bin_sc_0_vx_11 + bin_sc_0_edg_14 >= 0
 cons_edge_14_3: bin_sc_0_vx_9 - bin_sc_0_vx_11 + bin_sc_0_edg_14 >= 0
 cons_edge_14_4: bin_sc_0_vx_9 + bin_sc_0_vx_11 + bin_sc_0_edg_14 <= 2
 cons_edge_15_1: - bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_15 <= 0
 cons_edge_15_2: - bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_15 >= 0
 cons_edge_15_3: bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_15 >= 0
 cons_edge_15_4: bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_15 <= 2
 cons_edge_16_1: - bin_sc_0_vx_10 - bin_sc_0_vx_12 + bin_sc_0_edg_16 <= 0
 cons_edge_16_2: - bin_sc_0_vx_10 + bin_sc_0_vx_12 + bin_sc_0_edg_16 >= 0
 cons_edge_16_3: bin_sc_0_vx_10 - bin_sc_0_vx_12 + bin_sc_0_edg_16 >= 0
 cons_edge_16_4: bin_sc_0_vx_10 + bin_sc_0_vx_12 + bin_sc_0_edg_16 <= 2
 cons_edge_17_1: - bin_sc_0_vx_11 - bin_sc_0_vx_13 + bin_sc_0_edg_17 <= 0
 cons_edge_17_2: - bin_sc_0_vx_11 + bin_sc_0_vx_13 + bin_sc_0_edg_17 >= 0
 cons_edge_17_3: bin_sc_0_vx_11 - bin_sc_0_vx_13 + bin_sc_0_edg_17 >= 0
 cons_edge_17_4: bin_sc_0_vx_11 + bin_sc_0_vx_13 + bin_sc_0_edg_17 <= 2
 cons_edge_18_1: - bin_sc_0_vx_11 - bin_sc_0_vx_12 + bin_sc_0_edg_18 <= 0
 cons_edge_18_2: - bin_sc_0_vx_11 + bin_sc_0_vx_12 + bin_sc_0_edg_18 >= 0
 cons_edge_18_3: bin_sc_0_vx_11 - bin_sc_0_vx_12 + bin_sc_0_edg_18 >= 0
 cons_edge_18_4: bin_sc_0_vx_11 + bin_sc_0_vx_12 + bin_sc_0_edg_18 <= 2
 cons_edge_19_1: - bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_19 <= 0
 cons_edge_19_2: - bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_19 >= 0
 cons_edge_19_3: bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_19 >= 0
 cons_edge_19_4: bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_19 <= 2
 cons_edge_0_1#94: - bin_sc_1_vx_0 - bin_sc_1_vx_2 + bin_sc_1_edg_0 <= 0
 cons_edge_0_2#95: - bin_sc_1_vx_0 + bin_sc_1_vx_2 + bin_sc_1_edg_0 >= 0
 cons_edge_0_3#96: bin_sc_1_vx_0 - bin_sc_1_vx_2 + bin_sc_1_edg_0 >= 0
 cons_edge_0_4#97: bin_sc_1_vx_0 + bin_sc_1_vx_2 + bin_sc_1_edg_0 <= 2
 cons_edge_1_1#98: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 0
 cons_edge_1_2#99: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_3#100: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_4#101: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 2
 cons_edge_2_1#102: - bin_sc_1_vx_1 - bin_sc_1_vx_3 + bin_sc_1_edg_2 <= 0
 cons_edge_2_2#103: - bin_sc_1_vx_1 + bin_sc_1_vx_3 + bin_sc_1_edg_2 >= 0
 cons_edge_2_3#104: bin_sc_1_vx_1 - bin_sc_1_vx_3 + bin_sc_1_edg_2 >= 0
 cons_edge_2_4#105: bin_sc_1_vx_1 + bin_sc_1_vx_3 + bin_sc_1_edg_2 <= 2
 cons_edge_3_1#106: - bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 0
 cons_edge_3_2#107: - bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_3#108: bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_4#109: bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 2
 cons_edge_4_1#110: - bin_sc_1_vx_2 - bin_sc_1_vx_4 + bin_sc_1_edg_4 <= 0
 cons_edge_4_2#111: - bin_sc_1_vx_2 + bin_sc_1_vx_4 + bin_sc_1_edg_4 >= 0
 cons_edge_4_3#112: bin_sc_1_vx_2 - bin_sc_1_vx_4 + bin_sc_1_edg_4 >= 0
 cons_edge_4_4#113: bin_sc_1_vx_2 + bin_sc_1_vx_4 + bin_sc_1_edg_4 <= 2
 cons_edge_5_1#114: - bin_sc_1_vx_3 - bin_sc_1_vx_5 + bin_sc_1_edg_5 <= 0
 cons_edge_5_2#115: - bin_sc_1_vx_3 + bin_sc_1_vx_5 + bin_sc_1_edg_5 >= 0
 cons_edge_5_3#116: bin_sc_1_vx_3 - bin_sc_1_vx_5 + bin_sc_1_edg_5 >= 0
 cons_edge_5_4#117: bin_sc_1_vx_3 + bin_sc_1_vx_5 + bin_sc_1_edg_5 <= 2
 cons_edge_6_1#118: - bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_6 <= 0
 cons_edge_6_2#119: - bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_6 >= 0
 cons_edge_6_3#120: bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_6 >= 0
 cons_edge_6_4#121: bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_6 <= 2
 cons_edge_7_1#122: - bin_sc_1_vx_4 - bin_sc_1_vx_6 + bin_sc_1_edg_7 <= 0
 cons_edge_7_2#123: - bin_sc_1_vx_4 + bin_sc_1_vx_6 + bin_sc_1_edg_7 >= 0
 cons_edge_7_3#124: bin_sc_1_vx_4 - bin_sc_1_vx_6 + bin_sc_1_edg_7 >= 0
 cons_edge_7_4#125: bin_sc_1_vx_4 + bin_sc_1_vx_6 + bin_sc_1_edg_7 <= 2
 cons_edge_8_1#126: - bin_sc_1_vx_5 - bin_sc_1_vx_7 + bin_sc_1_edg_8 <= 0
 cons_edge_8_2#127: - bin_sc_1_vx_5 + bin_sc_1_vx_7 + bin_sc_1_edg_8 >= 0
 cons_edge_8_3#128: bin_sc_1_vx_5 - bin_sc_1_vx_7 + bin_sc_1_edg_8 >= 0
 cons_edge_8_4#129: bin_sc_1_vx_5 + bin_sc_1_vx_7 + bin_sc_1_edg_8 <= 2
 cons_edge_9_1#130: - bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_9 <= 0
 cons_edge_9_2#131: - bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_9 >= 0
 cons_edge_9_3#132: bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_9 >= 0
 cons_edge_9_4#133: bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_9 <= 2
 cons_edge_10_1#134: - bin_sc_1_vx_6 - bin_sc_1_vx_8 + bin_sc_1_edg_10 <= 0
 cons_edge_10_2#135: - bin_sc_1_vx_6 + bin_sc_1_vx_8 + bin_sc_1_edg_10 >= 0
 cons_edge_10_3#136: bin_sc_1_vx_6 - bin_sc_1_vx_8 + bin_sc_1_edg_10 >= 0
 cons_edge_10_4#137: bin_sc_1_vx_6 + bin_sc_1_vx_8 + bin_sc_1_edg_10 <= 2
 cons_edge_11_1#138: - bin_sc_1_vx_7 - bin_sc_1_vx_9 + bin_sc_1_edg_11 <= 0
 cons_edge_11_2#139: - bin_sc_1_vx_7 + bin_sc_1_vx_9 + bin_sc_1_edg_11 >= 0
 cons_edge_11_3#140: bin_sc_1_vx_7 - bin_sc_1_vx_9 + bin_sc_1_edg_11 >= 0
 cons_edge_11_4#141: bin_sc_1_vx_7 + bin_sc_1_vx_9 + bin_sc_1_edg_11 <= 2
 cons_edge_12_1#142: - bin_sc_1_vx_7 - bin_sc_1_vx_8 + bin_sc_1_edg_12 <= 0
 cons_edge_12_2#143: - bin_sc_1_vx_7 + bin_sc_1_vx_8 + bin_sc_1_edg_12 >= 0
 cons_edge_12_3#144: bin_sc_1_vx_7 - bin_sc_1_vx_8 + bin_sc_1_edg_12 >= 0
 cons_edge_12_4#145: bin_sc_1_vx_7 + bin_sc_1_vx_8 + bin_sc_1_edg_12 <= 2
 cons_edge_13_1#146: - bin_sc_1_vx_8 - bin_sc_1_vx_10 + bin_sc_1_edg_13 <= 0
 cons_edge_13_2#147: - bin_sc_1_vx_8 + bin_sc_1_vx_10 + bin_sc_1_edg_13 >= 0
 cons_edge_13_3#148: bin_sc_1_vx_8 - bin_sc_1_vx_10 + bin_sc_1_edg_13 >= 0
 cons_edge_13_4#149: bin_sc_1_vx_8 + bin_sc_1_vx_10 + bin_sc_1_edg_13 <= 2
 cons_edge_14_1#150: - bin_sc_1_vx_9 - bin_sc_1_vx_11 + bin_sc_1_edg_14 <= 0
 cons_edge_14_2#151: - bin_sc_1_vx_9 + bin_sc_1_vx_11 + bin_sc_1_edg_14 >= 0
 cons_edge_14_3#152: bin_sc_1_vx_9 - bin_sc_1_vx_11 + bin_sc_1_edg_14 >= 0
 cons_edge_14_4#153: bin_sc_1_vx_9 + bin_sc_1_vx_11 + bin_sc_1_edg_14 <= 2
 cons_edge_15_1#154: - bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_15 <= 0
 cons_edge_15_2#155: - bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_15 >= 0
 cons_edge_15_3#156: bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_15 >= 0
 cons_edge_15_4#157: bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_15 <= 2
 cons_edge_16_1#158: - bin_sc_1_vx_10 - bin_sc_1_vx_12 + bin_sc_1_edg_16 <= 0
 cons_edge_16_2#159: - bin_sc_1_vx_10 + bin_sc_1_vx_12 + bin_sc_1_edg_16 >= 0
 cons_edge_16_3#160: bin_sc_1_vx_10 - bin_sc_1_vx_12 + bin_sc_1_edg_16 >= 0
 cons_edge_16_4#161: bin_sc_1_vx_10 + bin_sc_1_vx_12 + bin_sc_1_edg_16 <= 2
 cons_edge_17_1#162: - bin_sc_1_vx_11 - bin_sc_1_vx_13 + bin_sc_1_edg_17 <= 0
 cons_edge_17_2#163: - bin_sc_1_vx_11 + bin_sc_1_vx_13 + bin_sc_1_edg_17 >= 0
 cons_edge_17_3#164: bin_sc_1_vx_11 - bin_sc_1_vx_13 + bin_sc_1_edg_17 >= 0
 cons_edge_17_4#165: bin_sc_1_vx_11 + bin_sc_1_vx_13 + bin_sc_1_edg_17 <= 2
 cons_edge_18_1#166: - bin_sc_1_vx_11 - bin_sc_1_vx_12 + bin_sc_1_edg_18 <= 0
 cons_edge_18_2#167: - bin_sc_1_vx_11 + bin_sc_1_vx_12 + bin_sc_1_edg_18 >= 0
 cons_edge_18_3#168: bin_sc_1_vx_11 - bin_sc_1_vx_12 + bin_sc_1_edg_18 >= 0
 cons_edge_18_4#169: bin_sc_1_vx_11 + bin_sc_1_vx_12 + bin_sc_1_edg_18 <= 2
 cons_edge_19_1#170: - bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_19 <= 0
 cons_edge_19_2#171: - bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_19 >= 0
 cons_edge_19_3#172: bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_19 >= 0
 cons_edge_19_4#173: bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_19 <= 2
 cons_symm_0: bin_sc_0_vx_0 = 1
 cons_symm_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 c177: num_cuts - 0.500000000000 bin_sc_0_edg_0 - 0.500000000000 bin_sc_0_edg_1
       - 0.500000000000 bin_sc_0_edg_2 - 0.500000000000 bin_sc_0_edg_3
       - 0.500000000000 bin_sc_0_edg_4 - 0.500000000000 bin_sc_0_edg_5
       - 0.500000000000 bin_sc_0_edg_6 - 0.500000000000 bin_sc_0_edg_7
       - 0.500000000000 bin_sc_0_edg_8 - 0.500000000000 bin_sc_0_edg_9
       - 0.500000000000 bin_sc_0_edg_10 - 0.500000000000 bin_sc_0_edg_11
       - 0.500000000000 bin_sc_0_edg_12 - 0.500000000000 bin_sc_0_edg_13
       - 0.500000000000 bin_sc_0_edg_14 - 0.500000000000 bin_sc_0_edg_15
       - 0.500000000000 bin_sc_0_edg_16 - 0.500000000000 bin_sc_0_edg_17
       - 0.500000000000 bin_sc_0_edg_18 - 0.500000000000 bin_sc_0_edg_19
       - 0.500000000000 bin_sc_1_edg_0 - 0.500000000000 bin_sc_1_edg_1
       - 0.500000000000 bin_sc_1_edg_2 - 0.500000000000 bin_sc_1_edg_3
       - 0.500000000000 bin_sc_1_edg_4 - 0.500000000000 bin_sc_1_edg_5
       - 0.500000000000 bin_sc_1_edg_6 - 0.500000000000 bin_sc_1_edg_7
       - 0.500000000000 bin_sc_1_edg_8 - 0.500000000000 bin_sc_1_edg_9
       - 0.500000000000 bin_sc_1_edg_10 - 0.500000000000 bin_sc_1_edg_11
       - 0.500000000000 bin_sc_1_edg_12 - 0.500000000000 bin_sc_1_edg_13
       - 0.500000000000 bin_sc_1_edg_14 - 0.500000000000 bin_sc_1_edg_15
       - 0.500000000000 bin_sc_1_edg_16 - 0.500000000000 bin_sc_1_edg_17
       - 0.500000000000 bin_sc_1_edg_18 - 0.500000000000 bin_sc_1_edg_19 = 0
 cons_subcircuit_input_0: - 2 bin_sc_0_vx_0 - bin_sc_0_vx_1 - bin_sc_0_vx_3
                          - bin_sc_0_vx_5 - bin_sc_0_vx_7 - bin_sc_0_vx_9
                          - bin_sc_0_vx_11 + original_input_0 = 0
 c179: _and158 - bin_sc_0_edg_0 <= 0
 c180: _and158 - bin_sc_0_vx_2 <= 0
 c181: _and158 - bin_sc_0_vx_2 - bin_sc_0_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_0_0:
                                          bin_edge_var_downstream_vertex_var_product_0_0
                                          - _and158 = 0
 c183: _and159 - bin_sc_0_edg_1 <= 0
 c184: _and159 - bin_sc_0_vx_1 <= 0
 c185: _and159 - bin_sc_0_vx_1 - bin_sc_0_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_0_1:
                                          bin_edge_var_downstream_vertex_var_product_0_1
                                          - _and159 = 0
 c187: _and160 - bin_sc_0_edg_2 <= 0
 c188: _and160 - bin_sc_0_vx_3 <= 0
 c189: _and160 - bin_sc_0_vx_3 - bin_sc_0_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_0_2:
                                          bin_edge_var_downstream_vertex_var_product_0_2
                                          - _and160 = 0
 c191: _and161 - bin_sc_0_edg_3 <= 0
 c192: _and161 - bin_sc_0_vx_2 <= 0
 c193: _and161 - bin_sc_0_vx_2 - bin_sc_0_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_0_3:
                                          bin_edge_var_downstream_vertex_var_product_0_3
                                          - _and161 = 0
 c195: _and162 - bin_sc_0_edg_4 <= 0
 c196: _and162 - bin_sc_0_vx_4 <= 0
 c197: _and162 - bin_sc_0_vx_4 - bin_sc_0_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_0_4:
                                          bin_edge_var_downstream_vertex_var_product_0_4
                                          - _and162 = 0
 c199: _and163 - bin_sc_0_edg_5 <= 0
 c200: _and163 - bin_sc_0_vx_5 <= 0
 c201: _and163 - bin_sc_0_vx_5 - bin_sc_0_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_0_5:
                                          bin_edge_var_downstream_vertex_var_product_0_5
                                          - _and163 = 0
 c203: _and164 - bin_sc_0_edg_6 <= 0
 c204: _and164 - bin_sc_0_vx_4 <= 0
 c205: _and164 - bin_sc_0_vx_4 - bin_sc_0_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_0_6:
                                          bin_edge_var_downstream_vertex_var_product_0_6
                                          - _and164 = 0
 c207: _and165 - bin_sc_0_edg_7 <= 0
 c208: _and165 - bin_sc_0_vx_6 <= 0
 c209: _and165 - bin_sc_0_vx_6 - bin_sc_0_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_0_7:
                                          bin_edge_var_downstream_vertex_var_product_0_7
                                          - _and165 = 0
 c211: _and166 - bin_sc_0_edg_8 <= 0
 c212: _and166 - bin_sc_0_vx_7 <= 0
 c213: _and166 - bin_sc_0_vx_7 - bin_sc_0_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_0_8:
                                          bin_edge_var_downstream_vertex_var_product_0_8
                                          - _and166 = 0
 c215: _and167 - bin_sc_0_edg_9 <= 0
 c216: _and167 - bin_sc_0_vx_6 <= 0
 c217: _and167 - bin_sc_0_vx_6 - bin_sc_0_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_0_9:
                                          bin_edge_var_downstream_vertex_var_product_0_9
                                          - _and167 = 0
 c219: _and168 - bin_sc_0_edg_10 <= 0
 c220: _and168 - bin_sc_0_vx_8 <= 0
 c221: _and168 - bin_sc_0_vx_8 - bin_sc_0_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_0_10:
                                           bin_edge_var_downstream_vertex_var_product_0_10
                                           - _and168 = 0
 c223: _and169 - bin_sc_0_edg_11 <= 0
 c224: _and169 - bin_sc_0_vx_9 <= 0
 c225: _and169 - bin_sc_0_vx_9 - bin_sc_0_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_0_11:
                                           bin_edge_var_downstream_vertex_var_product_0_11
                                           - _and169 = 0
 c227: _and170 - bin_sc_0_edg_12 <= 0
 c228: _and170 - bin_sc_0_vx_8 <= 0
 c229: _and170 - bin_sc_0_vx_8 - bin_sc_0_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_0_12:
                                           bin_edge_var_downstream_vertex_var_product_0_12
                                           - _and170 = 0
 c231: _and171 - bin_sc_0_edg_13 <= 0
 c232: _and171 - bin_sc_0_vx_10 <= 0
 c233: _and171 - bin_sc_0_vx_10 - bin_sc_0_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_0_13:
                                           bin_edge_var_downstream_vertex_var_product_0_13
                                           - _and171 = 0
 c235: _and172 - bin_sc_0_edg_14 <= 0
 c236: _and172 - bin_sc_0_vx_11 <= 0
 c237: _and172 - bin_sc_0_vx_11 - bin_sc_0_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_0_14:
                                           bin_edge_var_downstream_vertex_var_product_0_14
                                           - _and172 = 0
 c239: _and173 - bin_sc_0_edg_15 <= 0
 c240: _and173 - bin_sc_0_vx_10 <= 0
 c241: _and173 - bin_sc_0_vx_10 - bin_sc_0_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_0_15:
                                           bin_edge_var_downstream_vertex_var_product_0_15
                                           - _and173 = 0
 c243: _and174 - bin_sc_0_edg_16 <= 0
 c244: _and174 - bin_sc_0_vx_12 <= 0
 c245: _and174 - bin_sc_0_vx_12 - bin_sc_0_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_0_16:
                                           bin_edge_var_downstream_vertex_var_product_0_16
                                           - _and174 = 0
 c247: _and175 - bin_sc_0_edg_17 <= 0
 c248: _and175 - bin_sc_0_vx_13 <= 0
 c249: _and175 - bin_sc_0_vx_13 - bin_sc_0_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_0_17:
                                           bin_edge_var_downstream_vertex_var_product_0_17
                                           - _and175 = 0
 c251: _and176 - bin_sc_0_edg_18 <= 0
 c252: _and176 - bin_sc_0_vx_12 <= 0
 c253: _and176 - bin_sc_0_vx_12 - bin_sc_0_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_0_18:
                                           bin_edge_var_downstream_vertex_var_product_0_18
                                           - _and176 = 0
 c255: _and177 - bin_sc_0_edg_19 <= 0
 c256: _and177 - bin_sc_0_vx_13 <= 0
 c257: _and177 - bin_sc_0_vx_13 - bin_sc_0_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_0_19:
                                           bin_edge_var_downstream_vertex_var_product_0_19
                                           - _and177 = 0
 cons_subcircuit_rho_qubits_0: rho_0
                               - bin_edge_var_downstream_vertex_var_product_0_0
                               - bin_edge_var_downstream_vertex_var_product_0_1
                               - bin_edge_var_downstream_vertex_var_product_0_2
                               - bin_edge_var_downstream_vertex_var_product_0_3
                               - bin_edge_var_downstream_vertex_var_product_0_4
                               - bin_edge_var_downstream_vertex_var_product_0_5
                               - bin_edge_var_downstream_vertex_var_product_0_6
                               - bin_edge_var_downstream_vertex_var_product_0_7
                               - bin_edge_var_downstream_vertex_var_product_0_8
                               - bin_edge_var_downstream_vertex_var_product_0_9
                               - bin_edge_var_downstream_vertex_var_product_0_10
                               - bin_edge_var_downstream_vertex_var_product_0_11
                               - bin_edge_var_downstream_vertex_var_product_0_12
                               - bin_edge_var_downstream_vertex_var_product_0_13
                               - bin_edge_var_downstream_vertex_var_product_0_14
                               - bin_edge_var_downstream_vertex_var_product_0_15
                               - bin_edge_var_downstream_vertex_var_product_0_16
                               - bin_edge_var_downstream_vertex_var_product_0_17
                               - bin_edge_var_downstream_vertex_var_product_0_18
                               - bin_edge_var_downstream_vertex_var_product_0_19
                                = 0
 c260: _and178 - bin_sc_0_edg_0 <= 0
 c261: _and178 - bin_sc_0_vx_0 <= 0
 c262: _and178 - bin_sc_0_vx_0 - bin_sc_0_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_0_0:
                                        bin_edge_var_upstream_vertex_var_product_0_0
                                        - _and178 = 0
 c264: _and179 - bin_sc_0_edg_1 <= 0
 c265: _and179 - bin_sc_0_vx_0 <= 0
 c266: _and179 - bin_sc_0_vx_0 - bin_sc_0_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_0_1:
                                        bin_edge_var_upstream_vertex_var_product_0_1
                                        - _and179 = 0
 c268: _and180 - bin_sc_0_edg_2 <= 0
 c269: _and180 - bin_sc_0_vx_1 <= 0
 c270: _and180 - bin_sc_0_vx_1 - bin_sc_0_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_0_2:
                                        bin_edge_var_upstream_vertex_var_product_0_2
                                        - _and180 = 0
 c272: _and181 - bin_sc_0_edg_3 <= 0
 c273: _and181 - bin_sc_0_vx_1 <= 0
 c274: _and181 - bin_sc_0_vx_1 - bin_sc_0_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_0_3:
                                        bin_edge_var_upstream_vertex_var_product_0_3
                                        - _and181 = 0
 c276: _and182 - bin_sc_0_edg_4 <= 0
 c277: _and182 - bin_sc_0_vx_2 <= 0
 c278: _and182 - bin_sc_0_vx_2 - bin_sc_0_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_0_4:
                                        bin_edge_var_upstream_vertex_var_product_0_4
                                        - _and182 = 0
 c280: _and183 - bin_sc_0_edg_5 <= 0
 c281: _and183 - bin_sc_0_vx_3 <= 0
 c282: _and183 - bin_sc_0_vx_3 - bin_sc_0_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_0_5:
                                        bin_edge_var_upstream_vertex_var_product_0_5
                                        - _and183 = 0
 c284: _and184 - bin_sc_0_edg_6 <= 0
 c285: _and184 - bin_sc_0_vx_3 <= 0
 c286: _and184 - bin_sc_0_vx_3 - bin_sc_0_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_0_6:
                                        bin_edge_var_upstream_vertex_var_product_0_6
                                        - _and184 = 0
 c288: _and185 - bin_sc_0_edg_7 <= 0
 c289: _and185 - bin_sc_0_vx_4 <= 0
 c290: _and185 - bin_sc_0_vx_4 - bin_sc_0_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_0_7:
                                        bin_edge_var_upstream_vertex_var_product_0_7
                                        - _and185 = 0
 c292: _and186 - bin_sc_0_edg_8 <= 0
 c293: _and186 - bin_sc_0_vx_5 <= 0
 c294: _and186 - bin_sc_0_vx_5 - bin_sc_0_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_0_8:
                                        bin_edge_var_upstream_vertex_var_product_0_8
                                        - _and186 = 0
 c296: _and187 - bin_sc_0_edg_9 <= 0
 c297: _and187 - bin_sc_0_vx_5 <= 0
 c298: _and187 - bin_sc_0_vx_5 - bin_sc_0_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_0_9:
                                        bin_edge_var_upstream_vertex_var_product_0_9
                                        - _and187 = 0
 c300: _and188 - bin_sc_0_edg_10 <= 0
 c301: _and188 - bin_sc_0_vx_6 <= 0
 c302: _and188 - bin_sc_0_vx_6 - bin_sc_0_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_0_10:
                                         bin_edge_var_upstream_vertex_var_product_0_10
                                         - _and188 = 0
 c304: _and189 - bin_sc_0_edg_11 <= 0
 c305: _and189 - bin_sc_0_vx_7 <= 0
 c306: _and189 - bin_sc_0_vx_7 - bin_sc_0_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_0_11:
                                         bin_edge_var_upstream_vertex_var_product_0_11
                                         - _and189 = 0
 c308: _and190 - bin_sc_0_edg_12 <= 0
 c309: _and190 - bin_sc_0_vx_7 <= 0
 c310: _and190 - bin_sc_0_vx_7 - bin_sc_0_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_0_12:
                                         bin_edge_var_upstream_vertex_var_product_0_12
                                         - _and190 = 0
 c312: _and191 - bin_sc_0_edg_13 <= 0
 c313: _and191 - bin_sc_0_vx_8 <= 0
 c314: _and191 - bin_sc_0_vx_8 - bin_sc_0_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_0_13:
                                         bin_edge_var_upstream_vertex_var_product_0_13
                                         - _and191 = 0
 c316: _and192 - bin_sc_0_edg_14 <= 0
 c317: _and192 - bin_sc_0_vx_9 <= 0
 c318: _and192 - bin_sc_0_vx_9 - bin_sc_0_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_0_14:
                                         bin_edge_var_upstream_vertex_var_product_0_14
                                         - _and192 = 0
 c320: _and193 - bin_sc_0_edg_15 <= 0
 c321: _and193 - bin_sc_0_vx_9 <= 0
 c322: _and193 - bin_sc_0_vx_9 - bin_sc_0_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_0_15:
                                         bin_edge_var_upstream_vertex_var_product_0_15
                                         - _and193 = 0
 c324: _and194 - bin_sc_0_edg_16 <= 0
 c325: _and194 - bin_sc_0_vx_10 <= 0
 c326: _and194 - bin_sc_0_vx_10 - bin_sc_0_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_0_16:
                                         bin_edge_var_upstream_vertex_var_product_0_16
                                         - _and194 = 0
 c328: _and195 - bin_sc_0_edg_17 <= 0
 c329: _and195 - bin_sc_0_vx_11 <= 0
 c330: _and195 - bin_sc_0_vx_11 - bin_sc_0_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_0_17:
                                         bin_edge_var_upstream_vertex_var_product_0_17
                                         - _and195 = 0
 c332: _and196 - bin_sc_0_edg_18 <= 0
 c333: _and196 - bin_sc_0_vx_11 <= 0
 c334: _and196 - bin_sc_0_vx_11 - bin_sc_0_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_0_18:
                                         bin_edge_var_upstream_vertex_var_product_0_18
                                         - _and196 = 0
 c336: _and197 - bin_sc_0_edg_19 <= 0
 c337: _and197 - bin_sc_0_vx_12 <= 0
 c338: _and197 - bin_sc_0_vx_12 - bin_sc_0_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_0_19:
                                         bin_edge_var_upstream_vertex_var_product_0_19
                                         - _and197 = 0
 cons_subcircuit_O_qubits_0: O_0 - bin_edge_var_upstream_vertex_var_product_0_0
                             - bin_edge_var_upstream_vertex_var_product_0_1
                             - bin_edge_var_upstream_vertex_var_product_0_2
                             - bin_edge_var_upstream_vertex_var_product_0_3
                             - bin_edge_var_upstream_vertex_var_product_0_4
                             - bin_edge_var_upstream_vertex_var_product_0_5
                             - bin_edge_var_upstream_vertex_var_product_0_6
                             - bin_edge_var_upstream_vertex_var_product_0_7
                             - bin_edge_var_upstream_vertex_var_product_0_8
                             - bin_edge_var_upstream_vertex_var_product_0_9
                             - bin_edge_var_upstream_vertex_var_product_0_10
                             - bin_edge_var_upstream_vertex_var_product_0_11
                             - bin_edge_var_upstream_vertex_var_product_0_12
                             - bin_edge_var_upstream_vertex_var_product_0_13
                             - bin_edge_var_upstream_vertex_var_product_0_14
                             - bin_edge_var_upstream_vertex_var_product_0_15
                             - bin_edge_var_upstream_vertex_var_product_0_16
                             - bin_edge_var_upstream_vertex_var_product_0_17
                             - bin_edge_var_upstream_vertex_var_product_0_18
                             - bin_edge_var_upstream_vertex_var_product_0_19 = 
                             0
 cons_subcircuit_d_qubits_0: - original_input_0 - rho_0 + d_0 = 0
 cons_subcircuit_input_1: - 2 bin_sc_1_vx_0 - bin_sc_1_vx_1 - bin_sc_1_vx_3
                          - bin_sc_1_vx_5 - bin_sc_1_vx_7 - bin_sc_1_vx_9
                          - bin_sc_1_vx_11 + original_input_1 = 0
 c343: _and198 - bin_sc_1_edg_0 <= 0
 c344: _and198 - bin_sc_1_vx_2 <= 0
 c345: _and198 - bin_sc_1_vx_2 - bin_sc_1_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_1_0:
                                          bin_edge_var_downstream_vertex_var_product_1_0
                                          - _and198 = 0
 c347: _and199 - bin_sc_1_edg_1 <= 0
 c348: _and199 - bin_sc_1_vx_1 <= 0
 c349: _and199 - bin_sc_1_vx_1 - bin_sc_1_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_1_1:
                                          bin_edge_var_downstream_vertex_var_product_1_1
                                          - _and199 = 0
 c351: _and200 - bin_sc_1_edg_2 <= 0
 c352: _and200 - bin_sc_1_vx_3 <= 0
 c353: _and200 - bin_sc_1_vx_3 - bin_sc_1_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_1_2:
                                          bin_edge_var_downstream_vertex_var_product_1_2
                                          - _and200 = 0
 c355: _and201 - bin_sc_1_edg_3 <= 0
 c356: _and201 - bin_sc_1_vx_2 <= 0
 c357: _and201 - bin_sc_1_vx_2 - bin_sc_1_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_1_3:
                                          bin_edge_var_downstream_vertex_var_product_1_3
                                          - _and201 = 0
 c359: _and202 - bin_sc_1_edg_4 <= 0
 c360: _and202 - bin_sc_1_vx_4 <= 0
 c361: _and202 - bin_sc_1_vx_4 - bin_sc_1_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_1_4:
                                          bin_edge_var_downstream_vertex_var_product_1_4
                                          - _and202 = 0
 c363: _and203 - bin_sc_1_edg_5 <= 0
 c364: _and203 - bin_sc_1_vx_5 <= 0
 c365: _and203 - bin_sc_1_vx_5 - bin_sc_1_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_1_5:
                                          bin_edge_var_downstream_vertex_var_product_1_5
                                          - _and203 = 0
 c367: _and204 - bin_sc_1_edg_6 <= 0
 c368: _and204 - bin_sc_1_vx_4 <= 0
 c369: _and204 - bin_sc_1_vx_4 - bin_sc_1_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_1_6:
                                          bin_edge_var_downstream_vertex_var_product_1_6
                                          - _and204 = 0
 c371: _and205 - bin_sc_1_edg_7 <= 0
 c372: _and205 - bin_sc_1_vx_6 <= 0
 c373: _and205 - bin_sc_1_vx_6 - bin_sc_1_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_1_7:
                                          bin_edge_var_downstream_vertex_var_product_1_7
                                          - _and205 = 0
 c375: _and206 - bin_sc_1_edg_8 <= 0
 c376: _and206 - bin_sc_1_vx_7 <= 0
 c377: _and206 - bin_sc_1_vx_7 - bin_sc_1_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_1_8:
                                          bin_edge_var_downstream_vertex_var_product_1_8
                                          - _and206 = 0
 c379: _and207 - bin_sc_1_edg_9 <= 0
 c380: _and207 - bin_sc_1_vx_6 <= 0
 c381: _and207 - bin_sc_1_vx_6 - bin_sc_1_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_1_9:
                                          bin_edge_var_downstream_vertex_var_product_1_9
                                          - _and207 = 0
 c383: _and208 - bin_sc_1_edg_10 <= 0
 c384: _and208 - bin_sc_1_vx_8 <= 0
 c385: _and208 - bin_sc_1_vx_8 - bin_sc_1_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_1_10:
                                           bin_edge_var_downstream_vertex_var_product_1_10
                                           - _and208 = 0
 c387: _and209 - bin_sc_1_edg_11 <= 0
 c388: _and209 - bin_sc_1_vx_9 <= 0
 c389: _and209 - bin_sc_1_vx_9 - bin_sc_1_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_1_11:
                                           bin_edge_var_downstream_vertex_var_product_1_11
                                           - _and209 = 0
 c391: _and210 - bin_sc_1_edg_12 <= 0
 c392: _and210 - bin_sc_1_vx_8 <= 0
 c393: _and210 - bin_sc_1_vx_8 - bin_sc_1_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_1_12:
                                           bin_edge_var_downstream_vertex_var_product_1_12
                                           - _and210 = 0
 c395: _and211 - bin_sc_1_edg_13 <= 0
 c396: _and211 - bin_sc_1_vx_10 <= 0
 c397: _and211 - bin_sc_1_vx_10 - bin_sc_1_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_1_13:
                                           bin_edge_var_downstream_vertex_var_product_1_13
                                           - _and211 = 0
 c399: _and212 - bin_sc_1_edg_14 <= 0
 c400: _and212 - bin_sc_1_vx_11 <= 0
 c401: _and212 - bin_sc_1_vx_11 - bin_sc_1_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_1_14:
                                           bin_edge_var_downstream_vertex_var_product_1_14
                                           - _and212 = 0
 c403: _and213 - bin_sc_1_edg_15 <= 0
 c404: _and213 - bin_sc_1_vx_10 <= 0
 c405: _and213 - bin_sc_1_vx_10 - bin_sc_1_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_1_15:
                                           bin_edge_var_downstream_vertex_var_product_1_15
                                           - _and213 = 0
 c407: _and214 - bin_sc_1_edg_16 <= 0
 c408: _and214 - bin_sc_1_vx_12 <= 0
 c409: _and214 - bin_sc_1_vx_12 - bin_sc_1_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_1_16:
                                           bin_edge_var_downstream_vertex_var_product_1_16
                                           - _and214 = 0
 c411: _and215 - bin_sc_1_edg_17 <= 0
 c412: _and215 - bin_sc_1_vx_13 <= 0
 c413: _and215 - bin_sc_1_vx_13 - bin_sc_1_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_1_17:
                                           bin_edge_var_downstream_vertex_var_product_1_17
                                           - _and215 = 0
 c415: _and216 - bin_sc_1_edg_18 <= 0
 c416: _and216 - bin_sc_1_vx_12 <= 0
 c417: _and216 - bin_sc_1_vx_12 - bin_sc_1_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_1_18:
                                           bin_edge_var_downstream_vertex_var_product_1_18
                                           - _and216 = 0
 c419: _and217 - bin_sc_1_edg_19 <= 0
 c420: _and217 - bin_sc_1_vx_13 <= 0
 c421: _and217 - bin_sc_1_vx_13 - bin_sc_1_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_1_19:
                                           bin_edge_var_downstream_vertex_var_product_1_19
                                           - _and217 = 0
 cons_subcircuit_rho_qubits_1: rho_1
                               - bin_edge_var_downstream_vertex_var_product_1_0
                               - bin_edge_var_downstream_vertex_var_product_1_1
                               - bin_edge_var_downstream_vertex_var_product_1_2
                               - bin_edge_var_downstream_vertex_var_product_1_3
                               - bin_edge_var_downstream_vertex_var_product_1_4
                               - bin_edge_var_downstream_vertex_var_product_1_5
                               - bin_edge_var_downstream_vertex_var_product_1_6
                               - bin_edge_var_downstream_vertex_var_product_1_7
                               - bin_edge_var_downstream_vertex_var_product_1_8
                               - bin_edge_var_downstream_vertex_var_product_1_9
                               - bin_edge_var_downstream_vertex_var_product_1_10
                               - bin_edge_var_downstream_vertex_var_product_1_11
                               - bin_edge_var_downstream_vertex_var_product_1_12
                               - bin_edge_var_downstream_vertex_var_product_1_13
                               - bin_edge_var_downstream_vertex_var_product_1_14
                               - bin_edge_var_downstream_vertex_var_product_1_15
                               - bin_edge_var_downstream_vertex_var_product_1_16
                               - bin_edge_var_downstream_vertex_var_product_1_17
                               - bin_edge_var_downstream_vertex_var_product_1_18
                               - bin_edge_var_downstream_vertex_var_product_1_19
                                = 0
 c424: _and218 - bin_sc_1_edg_0 <= 0
 c425: _and218 - bin_sc_1_vx_0 <= 0
 c426: _and218 - bin_sc_1_vx_0 - bin_sc_1_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_1_0:
                                        bin_edge_var_upstream_vertex_var_product_1_0
                                        - _and218 = 0
 c428: _and219 - bin_sc_1_edg_1 <= 0
 c429: _and219 - bin_sc_1_vx_0 <= 0
 c430: _and219 - bin_sc_1_vx_0 - bin_sc_1_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_1_1:
                                        bin_edge_var_upstream_vertex_var_product_1_1
                                        - _and219 = 0
 c432: _and220 - bin_sc_1_edg_2 <= 0
 c433: _and220 - bin_sc_1_vx_1 <= 0
 c434: _and220 - bin_sc_1_vx_1 - bin_sc_1_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_1_2:
                                        bin_edge_var_upstream_vertex_var_product_1_2
                                        - _and220 = 0
 c436: _and221 - bin_sc_1_edg_3 <= 0
 c437: _and221 - bin_sc_1_vx_1 <= 0
 c438: _and221 - bin_sc_1_vx_1 - bin_sc_1_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_1_3:
                                        bin_edge_var_upstream_vertex_var_product_1_3
                                        - _and221 = 0
 c440: _and222 - bin_sc_1_edg_4 <= 0
 c441: _and222 - bin_sc_1_vx_2 <= 0
 c442: _and222 - bin_sc_1_vx_2 - bin_sc_1_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_1_4:
                                        bin_edge_var_upstream_vertex_var_product_1_4
                                        - _and222 = 0
 c444: _and223 - bin_sc_1_edg_5 <= 0
 c445: _and223 - bin_sc_1_vx_3 <= 0
 c446: _and223 - bin_sc_1_vx_3 - bin_sc_1_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_1_5:
                                        bin_edge_var_upstream_vertex_var_product_1_5
                                        - _and223 = 0
 c448: _and224 - bin_sc_1_edg_6 <= 0
 c449: _and224 - bin_sc_1_vx_3 <= 0
 c450: _and224 - bin_sc_1_vx_3 - bin_sc_1_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_1_6:
                                        bin_edge_var_upstream_vertex_var_product_1_6
                                        - _and224 = 0
 c452: _and225 - bin_sc_1_edg_7 <= 0
 c453: _and225 - bin_sc_1_vx_4 <= 0
 c454: _and225 - bin_sc_1_vx_4 - bin_sc_1_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_1_7:
                                        bin_edge_var_upstream_vertex_var_product_1_7
                                        - _and225 = 0
 c456: _and226 - bin_sc_1_edg_8 <= 0
 c457: _and226 - bin_sc_1_vx_5 <= 0
 c458: _and226 - bin_sc_1_vx_5 - bin_sc_1_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_1_8:
                                        bin_edge_var_upstream_vertex_var_product_1_8
                                        - _and226 = 0
 c460: _and227 - bin_sc_1_edg_9 <= 0
 c461: _and227 - bin_sc_1_vx_5 <= 0
 c462: _and227 - bin_sc_1_vx_5 - bin_sc_1_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_1_9:
                                        bin_edge_var_upstream_vertex_var_product_1_9
                                        - _and227 = 0
 c464: _and228 - bin_sc_1_edg_10 <= 0
 c465: _and228 - bin_sc_1_vx_6 <= 0
 c466: _and228 - bin_sc_1_vx_6 - bin_sc_1_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_1_10:
                                         bin_edge_var_upstream_vertex_var_product_1_10
                                         - _and228 = 0
 c468: _and229 - bin_sc_1_edg_11 <= 0
 c469: _and229 - bin_sc_1_vx_7 <= 0
 c470: _and229 - bin_sc_1_vx_7 - bin_sc_1_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_1_11:
                                         bin_edge_var_upstream_vertex_var_product_1_11
                                         - _and229 = 0
 c472: _and230 - bin_sc_1_edg_12 <= 0
 c473: _and230 - bin_sc_1_vx_7 <= 0
 c474: _and230 - bin_sc_1_vx_7 - bin_sc_1_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_1_12:
                                         bin_edge_var_upstream_vertex_var_product_1_12
                                         - _and230 = 0
 c476: _and231 - bin_sc_1_edg_13 <= 0
 c477: _and231 - bin_sc_1_vx_8 <= 0
 c478: _and231 - bin_sc_1_vx_8 - bin_sc_1_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_1_13:
                                         bin_edge_var_upstream_vertex_var_product_1_13
                                         - _and231 = 0
 c480: _and232 - bin_sc_1_edg_14 <= 0
 c481: _and232 - bin_sc_1_vx_9 <= 0
 c482: _and232 - bin_sc_1_vx_9 - bin_sc_1_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_1_14:
                                         bin_edge_var_upstream_vertex_var_product_1_14
                                         - _and232 = 0
 c484: _and233 - bin_sc_1_edg_15 <= 0
 c485: _and233 - bin_sc_1_vx_9 <= 0
 c486: _and233 - bin_sc_1_vx_9 - bin_sc_1_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_1_15:
                                         bin_edge_var_upstream_vertex_var_product_1_15
                                         - _and233 = 0
 c488: _and234 - bin_sc_1_edg_16 <= 0
 c489: _and234 - bin_sc_1_vx_10 <= 0
 c490: _and234 - bin_sc_1_vx_10 - bin_sc_1_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_1_16:
                                         bin_edge_var_upstream_vertex_var_product_1_16
                                         - _and234 = 0
 c492: _and235 - bin_sc_1_edg_17 <= 0
 c493: _and235 - bin_sc_1_vx_11 <= 0
 c494: _and235 - bin_sc_1_vx_11 - bin_sc_1_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_1_17:
                                         bin_edge_var_upstream_vertex_var_product_1_17
                                         - _and235 = 0
 c496: _and236 - bin_sc_1_edg_18 <= 0
 c497: _and236 - bin_sc_1_vx_11 <= 0
 c498: _and236 - bin_sc_1_vx_11 - bin_sc_1_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_1_18:
                                         bin_edge_var_upstream_vertex_var_product_1_18
                                         - _and236 = 0
 c500: _and237 - bin_sc_1_edg_19 <= 0
 c501: _and237 - bin_sc_1_vx_12 <= 0
 c502: _and237 - bin_sc_1_vx_12 - bin_sc_1_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_1_19:
                                         bin_edge_var_upstream_vertex_var_product_1_19
                                         - _and237 = 0
 cons_subcircuit_O_qubits_1: O_1 - bin_edge_var_upstream_vertex_var_product_1_0
                             - bin_edge_var_upstream_vertex_var_product_1_1
                             - bin_edge_var_upstream_vertex_var_product_1_2
                             - bin_edge_var_upstream_vertex_var_product_1_3
                             - bin_edge_var_upstream_vertex_var_product_1_4
                             - bin_edge_var_upstream_vertex_var_product_1_5
                             - bin_edge_var_upstream_vertex_var_product_1_6
                             - bin_edge_var_upstream_vertex_var_product_1_7
                             - bin_edge_var_upstream_vertex_var_product_1_8
                             - bin_edge_var_upstream_vertex_var_product_1_9
                             - bin_edge_var_upstream_vertex_var_product_1_10
                             - bin_edge_var_upstream_vertex_var_product_1_11
                             - bin_edge_var_upstream_vertex_var_product_1_12
                             - bin_edge_var_upstream_vertex_var_product_1_13
                             - bin_edge_var_upstream_vertex_var_product_1_14
                             - bin_edge_var_upstream_vertex_var_product_1_15
                             - bin_edge_var_upstream_vertex_var_product_1_16
                             - bin_edge_var_upstream_vertex_var_product_1_17
                             - bin_edge_var_upstream_vertex_var_product_1_18
                             - bin_edge_var_upstream_vertex_var_product_1_19 = 
                             0
 cons_subcircuit_d_qubits_1: - original_input_1 - rho_1 + d_1 = 0
 cons_build_cost_exponent_1: - 2 num_cuts + O_0 - d_0 + O_1 - d_1
                             + build_cost_exponent_1 = 0

Bounds
 0 <= bin_sc_0_vx_0 <= 1
 0 <= bin_sc_0_vx_1 <= 1
 0 <= bin_sc_0_vx_2 <= 1
 0 <= bin_sc_0_vx_3 <= 1
 0 <= bin_sc_0_vx_4 <= 1
 0 <= bin_sc_0_vx_5 <= 1
 0 <= bin_sc_0_vx_6 <= 1
 0 <= bin_sc_0_vx_7 <= 1
 0 <= bin_sc_0_vx_8 <= 1
 0 <= bin_sc_0_vx_9 <= 1
 0 <= bin_sc_0_vx_10 <= 1
 0 <= bin_sc_0_vx_11 <= 1
 0 <= bin_sc_0_vx_12 <= 1
 0 <= bin_sc_0_vx_13 <= 1
 0 <= bin_sc_1_vx_0 <= 1
 0 <= bin_sc_1_vx_1 <= 1
 0 <= bin_sc_1_vx_2 <= 1
 0 <= bin_sc_1_vx_3 <= 1
 0 <= bin_sc_1_vx_4 <= 1
 0 <= bin_sc_1_vx_5 <= 1
 0 <= bin_sc_1_vx_6 <= 1
 0 <= bin_sc_1_vx_7 <= 1
 0 <= bin_sc_1_vx_8 <= 1
 0 <= bin_sc_1_vx_9 <= 1
 0 <= bin_sc_1_vx_10 <= 1
 0 <= bin_sc_1_vx_11 <= 1
 0 <= bin_sc_1_vx_12 <= 1
 0 <= bin_sc_1_vx_13 <= 1
 0 <= bin_sc_0_edg_0 <= 1
 0 <= bin_sc_0_edg_1 <= 1
 0 <= bin_sc_0_edg_2 <= 1
 0 <= bin_sc_0_edg_3 <= 1
 0 <= bin_sc_0_edg_4 <= 1
 0 <= bin_sc_0_edg_5 <= 1
 0 <= bin_sc_0_edg_6 <= 1
 0 <= bin_sc_0_edg_7 <= 1
 0 <= bin_sc_0_edg_8 <= 1
 0 <= bin_sc_0_edg_9 <= 1
 0 <= bin_sc_0_edg_10 <= 1
 0 <= bin_sc_0_edg_11 <= 1
 0 <= bin_sc_0_edg_12 <= 1
 0 <= bin_sc_0_edg_13 <= 1
 0 <= bin_sc_0_edg_14 <= 1
 0 <= bin_sc_0_edg_15 <= 1
 0 <= bin_sc_0_edg_16 <= 1
 0 <= bin_sc_0_edg_17 <= 1
 0 <= bin_sc_0_edg_18 <= 1
 0 <= bin_sc_0_edg_19 <= 1
 0 <= bin_sc_1_edg_0 <= 1
 0 <= bin_sc_1_edg_1 <= 1
 0 <= bin_sc_1_edg_2 <= 1
 0 <= bin_sc_1_edg_3 <= 1
 0 <= bin_sc_1_edg_4 <= 1
 0 <= bin_sc_1_edg_5 <= 1
 0 <= bin_sc_1_edg_6 <= 1
 0 <= bin_sc_1_edg_7 <= 1
 0 <= bin_sc_1_edg_8 <= 1
 0 <= bin_sc_1_edg_9 <= 1
 0 <= bin_sc_1_edg_10 <= 1
 0 <= bin_sc_1_edg_11 <= 1
 0 <= bin_sc_1_edg_12 <= 1
 0 <= bin_sc_1_edg_13 <= 1
 0 <= bin_sc_1_edg_14 <= 1
 0 <= bin_sc_1_edg_15 <= 1
 0 <= bin_sc_1_edg_16 <= 1
 0 <= bin_sc_1_edg_17 <= 1
 0 <= bin_sc_1_edg_18 <= 1
 0 <= bin_sc_1_edg_19 <= 1
       num_cuts <= 2.100000000000
       original_input_0 <= 5
       rho_0 <= 5
       O_0 <= 5
 0.100000000000 <= d_0 <= 5
 0 <= bin_edge_var_downstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_19 <= 1
       original_input_1 <= 5
       rho_1 <= 5
       O_1 <= 5
 0.100000000000 <= d_1 <= 5
 0 <= bin_edge_var_downstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_19 <= 1
       build_cost_exponent_1 <= 13
 0 <= _and158 <= 1
 0 <= _and159 <= 1
 0 <= _and160 <= 1
 0 <= _and161 <= 1
 0 <= _and162 <= 1
 0 <= _and163 <= 1
 0 <= _and164 <= 1
 0 <= _and165 <= 1
 0 <= _and166 <= 1
 0 <= _and167 <= 1
 0 <= _and168 <= 1
 0 <= _and169 <= 1
 0 <= _and170 <= 1
 0 <= _and171 <= 1
 0 <= _and172 <= 1
 0 <= _and173 <= 1
 0 <= _and174 <= 1
 0 <= _and175 <= 1
 0 <= _and176 <= 1
 0 <= _and177 <= 1
 0 <= _and178 <= 1
 0 <= _and179 <= 1
 0 <= _and180 <= 1
 0 <= _and181 <= 1
 0 <= _and182 <= 1
 0 <= _and183 <= 1
 0 <= _and184 <= 1
 0 <= _and185 <= 1
 0 <= _and186 <= 1
 0 <= _and187 <= 1
 0 <= _and188 <= 1
 0 <= _and189 <= 1
 0 <= _and190 <= 1
 0 <= _and191 <= 1
 0 <= _and192 <= 1
 0 <= _and193 <= 1
 0 <= _and194 <= 1
 0 <= _and195 <= 1
 0 <= _and196 <= 1
 0 <= _and197 <= 1
 0 <= _and198 <= 1
 0 <= _and199 <= 1
 0 <= _and200 <= 1
 0 <= _and201 <= 1
 0 <= _and202 <= 1
 0 <= _and203 <= 1
 0 <= _and204 <= 1
 0 <= _and205 <= 1
 0 <= _and206 <= 1
 0 <= _and207 <= 1
 0 <= _and208 <= 1
 0 <= _and209 <= 1
 0 <= _and210 <= 1
 0 <= _and211 <= 1
 0 <= _and212 <= 1
 0 <= _and213 <= 1
 0 <= _and214 <= 1
 0 <= _and215 <= 1
 0 <= _and216 <= 1
 0 <= _and217 <= 1
 0 <= _and218 <= 1
 0 <= _and219 <= 1
 0 <= _and220 <= 1
 0 <= _and221 <= 1
 0 <= _and222 <= 1
 0 <= _and223 <= 1
 0 <= _and224 <= 1
 0 <= _and225 <= 1
 0 <= _and226 <= 1
 0 <= _and227 <= 1
 0 <= _and228 <= 1
 0 <= _and229 <= 1
 0 <= _and230 <= 1
 0 <= _and231 <= 1
 0 <= _and232 <= 1
 0 <= _and233 <= 1
 0 <= _and234 <= 1
 0 <= _and235 <= 1
 0 <= _and236 <= 1
 0 <= _and237 <= 1

Binaries
 bin_sc_0_vx_0 bin_sc_0_vx_1 bin_sc_0_vx_2 bin_sc_0_vx_3 bin_sc_0_vx_4
 bin_sc_0_vx_5 bin_sc_0_vx_6 bin_sc_0_vx_7 bin_sc_0_vx_8 bin_sc_0_vx_9
 bin_sc_0_vx_10 bin_sc_0_vx_11 bin_sc_0_vx_12 bin_sc_0_vx_13 bin_sc_1_vx_0
 bin_sc_1_vx_1 bin_sc_1_vx_2 bin_sc_1_vx_3 bin_sc_1_vx_4 bin_sc_1_vx_5
 bin_sc_1_vx_6 bin_sc_1_vx_7 bin_sc_1_vx_8 bin_sc_1_vx_9 bin_sc_1_vx_10
 bin_sc_1_vx_11 bin_sc_1_vx_12 bin_sc_1_vx_13 bin_sc_0_edg_0 bin_sc_0_edg_1
 bin_sc_0_edg_2 bin_sc_0_edg_3 bin_sc_0_edg_4 bin_sc_0_edg_5 bin_sc_0_edg_6
 bin_sc_0_edg_7 bin_sc_0_edg_8 bin_sc_0_edg_9 bin_sc_0_edg_10 bin_sc_0_edg_11
 bin_sc_0_edg_12 bin_sc_0_edg_13 bin_sc_0_edg_14 bin_sc_0_edg_15 bin_sc_0_edg_16
 bin_sc_0_edg_17 bin_sc_0_edg_18 bin_sc_0_edg_19 bin_sc_1_edg_0 bin_sc_1_edg_1
 bin_sc_1_edg_2 bin_sc_1_edg_3 bin_sc_1_edg_4 bin_sc_1_edg_5 bin_sc_1_edg_6
 bin_sc_1_edg_7 bin_sc_1_edg_8 bin_sc_1_edg_9 bin_sc_1_edg_10 bin_sc_1_edg_11
 bin_sc_1_edg_12 bin_sc_1_edg_13 bin_sc_1_edg_14 bin_sc_1_edg_15 bin_sc_1_edg_16
 bin_sc_1_edg_17 bin_sc_1_edg_18 bin_sc_1_edg_19
 bin_edge_var_downstream_vertex_var_product_0_0
 bin_edge_var_upstream_vertex_var_product_0_0
 bin_edge_var_downstream_vertex_var_product_0_1
 bin_edge_var_upstream_vertex_var_product_0_1
 bin_edge_var_downstream_vertex_var_product_0_2
 bin_edge_var_upstream_vertex_var_product_0_2
 bin_edge_var_downstream_vertex_var_product_0_3
 bin_edge_var_upstream_vertex_var_product_0_3
 bin_edge_var_downstream_vertex_var_product_0_4
 bin_edge_var_upstream_vertex_var_product_0_4
 bin_edge_var_downstream_vertex_var_product_0_5
 bin_edge_var_upstream_vertex_var_product_0_5
 bin_edge_var_downstream_vertex_var_product_0_6
 bin_edge_var_upstream_vertex_var_product_0_6
 bin_edge_var_downstream_vertex_var_product_0_7
 bin_edge_var_upstream_vertex_var_product_0_7
 bin_edge_var_downstream_vertex_var_product_0_8
 bin_edge_var_upstream_vertex_var_product_0_8
 bin_edge_var_downstream_vertex_var_product_0_9
 bin_edge_var_upstream_vertex_var_product_0_9
 bin_edge_var_downstream_vertex_var_product_0_10
 bin_edge_var_upstream_vertex_var_product_0_10
 bin_edge_var_downstream_vertex_var_product_0_11
 bin_edge_var_upstream_vertex_var_product_0_11
 bin_edge_var_downstream_vertex_var_product_0_12
 bin_edge_var_upstream_vertex_var_product_0_12
 bin_edge_var_downstream_vertex_var_product_0_13
 bin_edge_var_upstream_vertex_var_product_0_13
 bin_edge_var_downstream_vertex_var_product_0_14
 bin_edge_var_upstream_vertex_var_product_0_14
 bin_edge_var_downstream_vertex_var_product_0_15
 bin_edge_var_upstream_vertex_var_product_0_15
 bin_edge_var_downstream_vertex_var_product_0_16
 bin_edge_var_upstream_vertex_var_product_0_16
 bin_edge_var_downstream_vertex_var_product_0_17
 bin_edge_var_upstream_vertex_var_product_0_17
 bin_edge_var_downstream_vertex_var_product_0_18
 bin_edge_var_upstream_vertex_var_product_0_18
 bin_edge_var_downstream_vertex_var_product_0_19
 bin_edge_var_upstream_vertex_var_product_0_19
 bin_edge_var_downstream_vertex_var_product_1_0
 bin_edge_var_upstream_vertex_var_product_1_0
 bin_edge_var_downstream_vertex_var_product_1_1
 bin_edge_var_upstream_vertex_var_product_1_1
 bin_edge_var_downstream_vertex_var_product_1_2
 bin_edge_var_upstream_vertex_var_product_1_2
 bin_edge_var_downstream_vertex_var_product_1_3
 bin_edge_var_upstream_vertex_var_product_1_3
 bin_edge_var_downstream_vertex_var_product_1_4
 bin_edge_var_upstream_vertex_var_product_1_4
 bin_edge_var_downstream_vertex_var_product_1_5
 bin_edge_var_upstream_vertex_var_product_1_5
 bin_edge_var_downstream_vertex_var_product_1_6
 bin_edge_var_upstream_vertex_var_product_1_6
 bin_edge_var_downstream_vertex_var_product_1_7
 bin_edge_var_upstream_vertex_var_product_1_7
 bin_edge_var_downstream_vertex_var_product_1_8
 bin_edge_var_upstream_vertex_var_product_1_8
 bin_edge_var_downstream_vertex_var_product_1_9
 bin_edge_var_upstream_vertex_var_product_1_9
 bin_edge_var_downstream_vertex_var_product_1_10
 bin_edge_var_upstream_vertex_var_product_1_10
 bin_edge_var_downstream_vertex_var_product_1_11
 bin_edge_var_upstream_vertex_var_product_1_11
 bin_edge_var_downstream_vertex_var_product_1_12
 bin_edge_var_upstream_vertex_var_product_1_12
 bin_edge_var_downstream_vertex_var_product_1_13
 bin_edge_var_upstream_vertex_var_product_1_13
 bin_edge_var_downstream_vertex_var_product_1_14
 bin_edge_var_upstream_vertex_var_product_1_14
 bin_edge_var_downstream_vertex_var_product_1_15
 bin_edge_var_upstream_vertex_var_product_1_15
 bin_edge_var_downstream_vertex_var_product_1_16
 bin_edge_var_upstream_vertex_var_product_1_16
 bin_edge_var_downstream_vertex_var_product_1_17
 bin_edge_var_upstream_vertex_var_product_1_17
 bin_edge_var_downstream_vertex_var_product_1_18
 bin_edge_var_upstream_vertex_var_product_1_18
 bin_edge_var_downstream_vertex_var_product_1_19
 bin_edge_var_upstream_vertex_var_product_1_19 _and158 _and159 _and160 _and161
 _and162 _and163 _and164 _and165 _and166 _and167 _and168 _and169 _and170 _and171
 _and172 _and173 _and174 _and175 _and176 _and177 _and178 _and179 _and180 _and181
 _and182 _and183 _and184 _and185 _and186 _and187 _and188 _and189 _and190 _and191
 _and192 _and193 _and194 _and195 _and196 _and197 _and198 _and199 _and200 _and201
 _and202 _and203 _and204 _and205 _and206 _and207 _and208 _and209 _and210 _and211
 _and212 _and213 _and214 _and215 _and216 _and217 _and218 _and219 _and220 _and221
 _and222 _and223 _and224 _and225 _and226 _and227 _and228 _and229 _and230 _and231
 _and232 _and233 _and234 _and235 _and236 _and237

Generals
 num_cuts original_input_0 rho_0 O_0 d_0 original_input_1 rho_1 O_1 d_1
 build_cost_exponent_1
End
