{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552445570811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552445570811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 20:52:50 2019 " "Processing started: Tue Mar 12 20:52:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552445570811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552445570811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552445570811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552445571343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file switch_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_pkg (SystemVerilog) " "Found design unit 1: switch_pkg (SystemVerilog)" {  } { { "switch_pkg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/switch_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/PLL.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/multiplier.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicand.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand " "Found entity 1: multiplicand" {  } { { "multiplicand.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/multiplicand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mult_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_pkg (SystemVerilog) " "Found design unit 1: mult_pkg (SystemVerilog)" {  } { { "mult_pkg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/mult_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms.sv 1 1 " "Found 1 design units, including 1 entities, in source file ms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ms " "Found entity 1: ms" {  } { { "ms.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file leds_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_pkg (SystemVerilog) " "Found design unit 1: leds_pkg (SystemVerilog)" {  } { { "leds_pkg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/leds_pkg.sv" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/leds.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control_sm.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/control_sm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file control_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_pkg (SystemVerilog) " "Found design unit 1: control_pkg (SystemVerilog)" {  } { { "control_pkg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/control_pkg.sv" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2product.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2Product " "Found entity 1: comp2Product" {  } { { "comp2Product.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/comp2Product.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file comp2_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2_pkg (SystemVerilog) " "Found design unit 1: comp2_pkg (SystemVerilog)" {  } { { "comp2_pkg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/comp2_pkg.sv" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clkDivider.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/clkDivider.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file clk_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_pkg (SystemVerilog) " "Found design unit 1: clk_pkg (SystemVerilog)" {  } { { "clk_pkg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/clk_pkg.sv" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ms " "Elaborating entity \"ms\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552445571780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_HZ " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_HZ\"" {  } { { "ms.sv" "PLL_HZ" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_HZ\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_HZ\|altpll:altpll_component\"" {  } { { "PLL.sv" "altpll_component" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/PLL.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_HZ\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_HZ\|altpll:altpll_component\"" {  } { { "PLL.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/PLL.sv" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_HZ\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_HZ\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571874 ""}  } { { "PLL.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/PLL.sv" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552445571874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552445571952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552445571952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_HZ\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_HZ\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDivider clkDivider:CLOCK_DIVIDER " "Elaborating entity \"clkDivider\" for hierarchy \"clkDivider:CLOCK_DIVIDER\"" {  } { { "ms.sv" "CLOCK_DIVIDER" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:SW " "Elaborating entity \"switch\" for hierarchy \"switch:SW\"" {  } { { "ms.sv" "SW" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement2 complement2:COMP2_MULTIPLICAND " "Elaborating entity \"complement2\" for hierarchy \"complement2:COMP2_MULTIPLICAND\"" {  } { { "ms.sv" "COMP2_MULTIPLICAND" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571983 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.sign complement2.sv(31) " "Inferred latch for \"comp2.sign\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[0\] complement2.sv(31) " "Inferred latch for \"comp2.val\[0\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[1\] complement2.sv(31) " "Inferred latch for \"comp2.val\[1\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[2\] complement2.sv(31) " "Inferred latch for \"comp2.val\[2\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[3\] complement2.sv(31) " "Inferred latch for \"comp2.val\[3\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[4\] complement2.sv(31) " "Inferred latch for \"comp2.val\[4\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[5\] complement2.sv(31) " "Inferred latch for \"comp2.val\[5\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[6\] complement2.sv(31) " "Inferred latch for \"comp2.val\[6\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp2.val\[7\] complement2.sv(31) " "Inferred latch for \"comp2.val\[7\]\" at complement2.sv(31)" {  } { { "complement2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/complement2.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552445571983 "|ms|complement2:COMP2_MULTIPLICAND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:SM " "Elaborating entity \"control\" for hierarchy \"control:SM\"" {  } { { "ms.sv" "SM" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand multiplicand:MULTIPLICAND " "Elaborating entity \"multiplicand\" for hierarchy \"multiplicand:MULTIPLICAND\"" {  } { { "ms.sv" "MULTIPLICAND" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:MULTIPLIER " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:MULTIPLIER\"" {  } { { "ms.sv" "MULTIPLIER" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:ADDER " "Elaborating entity \"adder\" for hierarchy \"adder:ADDER\"" {  } { { "ms.sv" "ADDER" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2Product comp2Product:COMP2_PRODUCT " "Elaborating entity \"comp2Product\" for hierarchy \"comp2Product:COMP2_PRODUCT\"" {  } { { "ms.sv" "COMP2_PRODUCT" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:LED " "Elaborating entity \"leds\" for hierarchy \"leds:LED\"" {  } { { "ms.sv" "LED" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/ms.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552445571999 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1552445573030 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_sm.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/p1/control_sm.sv" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1552445573077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1552445573077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552445573390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552445574024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552445574024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552445574289 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552445574289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552445574289 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1552445574289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552445574289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552445574336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 20:52:54 2019 " "Processing ended: Tue Mar 12 20:52:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552445574336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552445574336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552445574336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552445574336 ""}
