git clone --depth 1 --no-tags https://github.com/johnnyw66/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/282304593
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q8.git f:/verilog_sva_gh_scraper/data/full_repos/282280805
git clone --depth 1 --no-tags https://github.com/Dolp/The-OpenROAD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/278070669
git clone --depth 1 --no-tags https://github.com/gunu9441/Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/277068807
git clone --depth 1 --no-tags https://github.com/STjurny/BasicUART.git f:/verilog_sva_gh_scraper/data/full_repos/275744352
git clone --depth 1 --no-tags https://github.com/TianheWu/Principles-of-Computer-Architecture-3-Homework.git f:/verilog_sva_gh_scraper/data/full_repos/279188580
git clone --depth 1 --no-tags https://github.com/spdy1895/hdl_repo.git f:/verilog_sva_gh_scraper/data/full_repos/280226488
git clone --depth 1 --no-tags https://github.com/Saadia-Hassan/Traffic-Light-Controller-Using-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/282983443
git clone --depth 1 --no-tags https://github.com/livebinary/S_AES_Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/280869700
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw3_old.git f:/verilog_sva_gh_scraper/data/full_repos/277525366
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw2.git f:/verilog_sva_gh_scraper/data/full_repos/277543166
git clone --depth 1 --no-tags https://github.com/kkamankun/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/275534196
git clone --depth 1 --no-tags https://github.com/tsubasa123/Btech-Mini-Project-Digital-Designs-with-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/275812984
git clone --depth 1 --no-tags https://github.com/hoki87/DevInfLib.git f:/verilog_sva_gh_scraper/data/full_repos/276240398
git clone --depth 1 --no-tags https://github.com/bulicp/a_filter_reference_32x32.git f:/verilog_sva_gh_scraper/data/full_repos/282021412
git clone --depth 1 --no-tags https://github.com/gnulnulf/Pinball_LEDDMD.git f:/verilog_sva_gh_scraper/data/full_repos/280909940
git clone --depth 1 --no-tags https://github.com/abhishekchunduri08/8-bit-Microcontroller_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/280914431
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/PCIE_EP.git f:/verilog_sva_gh_scraper/data/full_repos/283511139
git clone --depth 1 --no-tags https://github.com/amir8610252/amir.git f:/verilog_sva_gh_scraper/data/full_repos/281309599
git clone --depth 1 --no-tags https://github.com/debtanu09/customrisc.git f:/verilog_sva_gh_scraper/data/full_repos/276021305
git clone --depth 1 --no-tags https://github.com/bulicp/HLR_BM2.git f:/verilog_sva_gh_scraper/data/full_repos/277543962
git clone --depth 1 --no-tags https://github.com/bulicp/ILM_AE.git f:/verilog_sva_gh_scraper/data/full_repos/277544056
git clone --depth 1 --no-tags https://github.com/tungdangx3/Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction.git f:/verilog_sva_gh_scraper/data/full_repos/276852905
git clone --depth 1 --no-tags https://github.com/MajorCarrot/i2c_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/279108726
git clone --depth 1 --no-tags https://github.com/SteveLee1999/BUAA_Computer_Architecture_2019.git f:/verilog_sva_gh_scraper/data/full_repos/278253948
git clone --depth 1 --no-tags https://github.com/duarteroso/vwhirlpool.git f:/verilog_sva_gh_scraper/data/full_repos/279938229
git clone --depth 1 --no-tags https://github.com/Akhila96Rao/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/280699398
git clone --depth 1 --no-tags https://github.com/bulicp/a_filter_reference_32x11.git f:/verilog_sva_gh_scraper/data/full_repos/282021277
git clone --depth 1 --no-tags https://github.com/deum111/Verilog-Projects-.git f:/verilog_sva_gh_scraper/data/full_repos/280225494
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_Course_PCBv1_2020_Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/280265172
git clone --depth 1 --no-tags https://github.com/tsubasa123/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/275789735
git clone --depth 1 --no-tags https://github.com/bulicp/MITCH.git f:/verilog_sva_gh_scraper/data/full_repos/277544730
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q5.git f:/verilog_sva_gh_scraper/data/full_repos/282280519
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q7.git f:/verilog_sva_gh_scraper/data/full_repos/282280699
git clone --depth 1 --no-tags https://github.com/mao-karin/return-and-earn-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/282370616
git clone --depth 1 --no-tags https://github.com/tsubasa123/Btech-Final-Year-Project-16-bit-RISC-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/276149718
git clone --depth 1 --no-tags https://github.com/Saadia-Hassan/Real-Time-Clock-Module.git f:/verilog_sva_gh_scraper/data/full_repos/282980555
git clone --depth 1 --no-tags https://github.com/bulicp/LOBOq2_10bit_1C_v2.git f:/verilog_sva_gh_scraper/data/full_repos/277544316
git clone --depth 1 --no-tags https://github.com/Aoun-Hussain/A-Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/277711747
git clone --depth 1 --no-tags https://github.com/thesunheart/mips32_zynq.git f:/verilog_sva_gh_scraper/data/full_repos/282633137
git clone --depth 1 --no-tags https://github.com/jparth1593/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/277390410
git clone --depth 1 --no-tags https://github.com/happy-huang/SJTU-EI332.git f:/verilog_sva_gh_scraper/data/full_repos/277328424
git clone --depth 1 --no-tags https://github.com/FBachini/VNFAccel.git f:/verilog_sva_gh_scraper/data/full_repos/281284439
git clone --depth 1 --no-tags https://github.com/Justin-Jewei-Lin/Single-cycle-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/280363023
git clone --depth 1 --no-tags https://github.com/bulicp/ALM10_SOA.git f:/verilog_sva_gh_scraper/data/full_repos/277542259
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw4.git f:/verilog_sva_gh_scraper/data/full_repos/277543493
git clone --depth 1 --no-tags https://github.com/anurag0511/ELM_IP_core.git f:/verilog_sva_gh_scraper/data/full_repos/278466058
git clone --depth 1 --no-tags https://github.com/midoamrm/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/277729006
git clone --depth 1 --no-tags https://github.com/azarmadr/usb2.0.git f:/verilog_sva_gh_scraper/data/full_repos/277729457
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw3.git f:/verilog_sva_gh_scraper/data/full_repos/277543372
git clone --depth 1 --no-tags https://github.com/bulicp/R4ABM1p16.git f:/verilog_sva_gh_scraper/data/full_repos/277545240
git clone --depth 1 --no-tags https://github.com/bulicp/ELM3.git f:/verilog_sva_gh_scraper/data/full_repos/277528600
git clone --depth 1 --no-tags https://github.com/debtanu09/booth_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/279497168
git clone --depth 1 --no-tags https://github.com/GaHoWong/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/280081890
git clone --depth 1 --no-tags https://github.com/sebastien-riou/DryGASCON-LWC-API.git f:/verilog_sva_gh_scraper/data/full_repos/280622697
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/TomyScramble_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/280371615
git clone --depth 1 --no-tags https://github.com/gaz68/Arcade-DonkeyKong3_MiSTer_WIP.git f:/verilog_sva_gh_scraper/data/full_repos/279707117
git clone --depth 1 --no-tags https://github.com/fy111111/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/279058132
git clone --depth 1 --no-tags https://github.com/JCScheunemann/Multiplier-.git f:/verilog_sva_gh_scraper/data/full_repos/279203477
git clone --depth 1 --no-tags https://github.com/exyorha/alto.git f:/verilog_sva_gh_scraper/data/full_repos/282128462
git clone --depth 1 --no-tags https://github.com/Waxpple/2d_cellular_automata.git f:/verilog_sva_gh_scraper/data/full_repos/277530805
git clone --depth 1 --no-tags https://github.com/HongWei-C/Verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/282355591
git clone --depth 1 --no-tags https://github.com/MahdiHma/computer_arch_project.git f:/verilog_sva_gh_scraper/data/full_repos/283227432
git clone --depth 1 --no-tags https://github.com/mustard-seed/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/283592749
git clone --depth 1 --no-tags https://github.com/CharlotteGore/Codename-Mary.git f:/verilog_sva_gh_scraper/data/full_repos/283325818
git clone --depth 1 --no-tags https://github.com/lhxxh/ece-411.git f:/verilog_sva_gh_scraper/data/full_repos/275983921
git clone --depth 1 --no-tags https://github.com/h20190123/RV32I_multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/281744029
git clone --depth 1 --no-tags https://github.com/manishagh/Dynamic-memory-allocation-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/279756306
git clone --depth 1 --no-tags https://github.com/UEC2-Pong/PONG_game.git f:/verilog_sva_gh_scraper/data/full_repos/278060663
git clone --depth 1 --no-tags https://github.com/saisowjanyab/FPGA-double-precision-floating-point-adder.git f:/verilog_sva_gh_scraper/data/full_repos/277998377
git clone --depth 1 --no-tags https://github.com/AlejandroRNatal/ARM_Arch_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/281397225
git clone --depth 1 --no-tags https://github.com/gruhayn/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/281457495
git clone --depth 1 --no-tags https://github.com/jianfengtony/risc_vt.git f:/verilog_sva_gh_scraper/data/full_repos/281172670
git clone --depth 1 --no-tags https://github.com/fyhMer/typing-game.git f:/verilog_sva_gh_scraper/data/full_repos/281853871
git clone --depth 1 --no-tags https://github.com/KirillovDmitry/Indicator.git f:/verilog_sva_gh_scraper/data/full_repos/275242528
git clone --depth 1 --no-tags https://github.com/reverie0829/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/279774802
git clone --depth 1 --no-tags https://github.com/inholland-compolab/ForceMeasureFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/278600676
git clone --depth 1 --no-tags https://github.com/ivaniusss/DatapathMulticycle.git f:/verilog_sva_gh_scraper/data/full_repos/280536209
git clone --depth 1 --no-tags https://github.com/adi286/4_bit_Signed_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/276732307
git clone --depth 1 --no-tags https://github.com/rmital589/Excess-3-code-converter-design.git f:/verilog_sva_gh_scraper/data/full_repos/276812096
git clone --depth 1 --no-tags https://github.com/MinaTahaei/SmartHomeVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/283499435
git clone --depth 1 --no-tags https://github.com/nnikolov3/582.git f:/verilog_sva_gh_scraper/data/full_repos/279150306
git clone --depth 1 --no-tags https://github.com/scottmj3/Data_Logging_Su20.git f:/verilog_sva_gh_scraper/data/full_repos/283883100
git clone --depth 1 --no-tags https://github.com/sykwer/4way-switch.git f:/verilog_sva_gh_scraper/data/full_repos/280823443
git clone --depth 1 --no-tags https://github.com/lys201j333/Xilinx-School-2020-CPU-making.git f:/verilog_sva_gh_scraper/data/full_repos/282589101
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2019_univ.git f:/verilog_sva_gh_scraper/data/full_repos/281300982
git clone --depth 1 --no-tags https://github.com/hsiehong/DIC.git f:/verilog_sva_gh_scraper/data/full_repos/283114638
git clone --depth 1 --no-tags https://github.com/gurmanstoor/Simple-Ipod.git f:/verilog_sva_gh_scraper/data/full_repos/282610247
git clone --depth 1 --no-tags https://github.com/rwang5688/task_execution_pipeline_aws.git f:/verilog_sva_gh_scraper/data/full_repos/283309954
git clone --depth 1 --no-tags https://github.com/Alavas/EBVC.git f:/verilog_sva_gh_scraper/data/full_repos/278977426
git clone --depth 1 --no-tags https://github.com/gaochaousc/Intel_HitGraph.git f:/verilog_sva_gh_scraper/data/full_repos/275280330
git clone --depth 1 --no-tags https://github.com/shimoni-296/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/279523613
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/the-processor-maryteam.git f:/verilog_sva_gh_scraper/data/full_repos/280157422
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/Verilog_Turn_Signal_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/280213176
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/Verilog_Vending_Machine_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/280214864
git clone --depth 1 --no-tags https://github.com/Waxpple/OV7670_DE2_115_ILI9341_project.git f:/verilog_sva_gh_scraper/data/full_repos/279765906
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-01.git f:/verilog_sva_gh_scraper/data/full_repos/275436660
git clone --depth 1 --no-tags https://github.com/Reef200/information-mapper.git f:/verilog_sva_gh_scraper/data/full_repos/275397101
git clone --depth 1 --no-tags https://github.com/suburaaj/Implementation-of-the-CORDIC-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/277140206
git clone --depth 1 --no-tags https://github.com/SengHwee/Machine_Learning_For_State_Register_Identification.git f:/verilog_sva_gh_scraper/data/full_repos/278613196
