
///////////////////////////////////
// Efinity Synthesis Started 
// May 20, 2025 12:36:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'trojan_soc_regs.vh' (SORT-1015) (C:\Efinity\2023.1\project\final\system_top.v:8)
[EFX-0010 VERI-ERROR] cannot open include file 'tse_mac_regs.vh' (SORT-1015) (C:\Efinity\2023.1\project\final\system_top.v:9)
[EFX-0010 VERI-ERROR] cannot open include file 'dma_regs.vh' (SORT-1015) (C:\Efinity\2023.1\project\final\system_top.v:10)
[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] cannot open include file 'trojan_soc_regs.vh' (VERI-1245) (C:\Efinity\2023.1\project\final\system_top.v:8)
[EFX-0010 VERI-ERROR] cannot open include file 'tse_mac_regs.vh' (VERI-1245) (C:\Efinity\2023.1\project\final\system_top.v:9)
[EFX-0010 VERI-ERROR] cannot open include file 'dma_regs.vh' (VERI-1245) (C:\Efinity\2023.1\project\final\system_top.v:10)
[EFX-0010 VERI-ERROR] 'axi_awaddr' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:95)
[EFX-0010 VERI-ERROR] 'mac_slv_awaddr' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:139)
[EFX-0010 VERI-ERROR] 'mac_slv_awvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:140)
[EFX-0010 VERI-ERROR] 'mac_slv_wdata' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:141)
[EFX-0010 VERI-ERROR] 'mac_slv_wvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:142)
[EFX-0010 VERI-ERROR] 'mac_slv_bready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:143)
[EFX-0010 VERI-ERROR] 'mac_slv_araddr' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:144)
[EFX-0010 VERI-ERROR] 'mac_slv_arvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:145)
[EFX-0010 VERI-ERROR] 'mac_slv_rready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:146)
[EFX-0010 VERI-ERROR] 'mac_slv_awready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:147)
[EFX-0010 VERI-ERROR] 'mac_slv_wready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:148)
[EFX-0010 VERI-ERROR] 'mac_slv_bresp' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:149)
[EFX-0010 VERI-ERROR] 'mac_slv_bvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:150)
[EFX-0010 VERI-ERROR] 'mac_slv_arready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:151)
[EFX-0010 VERI-ERROR] 'mac_slv_rdata' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:152)
[EFX-0010 VERI-ERROR] 'mac_slv_rresp' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:153)

///////////////////////////////////
// Efinity Synthesis Started 
// May 20, 2025 12:50:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'trojan_soc_regs.vh' (SORT-1015) (C:\Efinity\2023.1\project\final\system_top.v:8)
[EFX-0010 VERI-ERROR] cannot open include file 'tse_mac_regs.vh' (SORT-1015) (C:\Efinity\2023.1\project\final\system_top.v:9)
[EFX-0010 VERI-ERROR] cannot open include file 'dma_regs.vh' (SORT-1015) (C:\Efinity\2023.1\project\final\system_top.v:10)
[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] cannot open include file 'trojan_soc_regs.vh' (VERI-1245) (C:\Efinity\2023.1\project\final\system_top.v:8)
[EFX-0010 VERI-ERROR] cannot open include file 'tse_mac_regs.vh' (VERI-1245) (C:\Efinity\2023.1\project\final\system_top.v:9)
[EFX-0010 VERI-ERROR] cannot open include file 'dma_regs.vh' (VERI-1245) (C:\Efinity\2023.1\project\final\system_top.v:10)
[EFX-0010 VERI-ERROR] 'axi_awaddr' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:95)
[EFX-0010 VERI-ERROR] 'mac_slv_awaddr' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:139)
[EFX-0010 VERI-ERROR] 'mac_slv_awvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:140)
[EFX-0010 VERI-ERROR] 'mac_slv_wdata' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:141)
[EFX-0010 VERI-ERROR] 'mac_slv_wvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:142)
[EFX-0010 VERI-ERROR] 'mac_slv_bready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:143)
[EFX-0010 VERI-ERROR] 'mac_slv_araddr' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:144)
[EFX-0010 VERI-ERROR] 'mac_slv_arvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:145)
[EFX-0010 VERI-ERROR] 'mac_slv_rready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:146)
[EFX-0010 VERI-ERROR] 'mac_slv_awready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:147)
[EFX-0010 VERI-ERROR] 'mac_slv_wready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:148)
[EFX-0010 VERI-ERROR] 'mac_slv_bresp' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:149)
[EFX-0010 VERI-ERROR] 'mac_slv_bvalid' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:150)
[EFX-0010 VERI-ERROR] 'mac_slv_arready' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:151)
[EFX-0010 VERI-ERROR] 'mac_slv_rdata' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:152)
[EFX-0010 VERI-ERROR] 'mac_slv_rresp' is not declared (VERI-1128) (C:\Efinity\2023.1\project\final\system_top.v:153)

///////////////////////////////////
// Efinity Synthesis Started 
// May 20, 2025 13:02:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'clk', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:42)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PADDR', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:43)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PREADY', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:44)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PENABLE', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:45)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PSEL', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:46)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PWRITE', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:47)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PWDATA', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:48)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PRDATA', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:49)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_PSLVERROR', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:50)
[EFX-0012 VERI-INFO] undeclared symbol 'ctrl_interrupts', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:51)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:52)
[EFX-0012 VERI-INFO] undeclared symbol 'read_araddr', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:53)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:54)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arregion', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:55)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arlen', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:56)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arsize', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arburst', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:58)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arlock', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arcache', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:60)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arqos', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_arprot', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'read_rready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:63)
[EFX-0012 VERI-INFO] undeclared symbol 'read_rvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:64)
[EFX-0012 VERI-INFO] undeclared symbol 'read_rdata', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'read_rlast', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:66)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:67)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:68)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awaddr', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awregion', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:70)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awlen', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awsize', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:72)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awburst', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awlock', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:74)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awcache', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:75)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awqos', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:76)
[EFX-0012 VERI-INFO] undeclared symbol 'write_awprot', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'write_wvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'write_wready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'write_wdata', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'write_wstrb', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:81)
[EFX-0012 VERI-INFO] undeclared symbol 'write_wlast', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:82)
[EFX-0012 VERI-INFO] undeclared symbol 'write_bvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:83)
[EFX-0012 VERI-INFO] undeclared symbol 'write_bready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:84)
[EFX-0012 VERI-INFO] undeclared symbol 'write_bresp', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:85)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_o_tvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:86)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_o_tready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:87)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_o_tdata', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_o_tkeep', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_o_tdest', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_o_tlast', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_i_tvalid', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_i_tready', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_i_tdata', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_i_tkeep', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_i_tdest', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:96)
[EFX-0012 VERI-INFO] undeclared symbol 'dat0_i_tlast', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:97)
[EFX-0012 VERI-INFO] undeclared symbol 'read_rresp', assumed default net type 'wire' (VERI-2561) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:98)
[EFX-0010 VERI-ERROR] module instantiations in compilation scope are not allowed (VERI-1413) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:99)
[EFX-0011 VERI-WARNING] root scope declaration is not allowed in Verilog 95/2K mode (VERI-1791) (C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v:99)
