Analysis & Synthesis report for darkroom_top
Sat Dec 17 23:28:11 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated
 17. Source assignments for STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_tug1:auto_generated
 18. Source assignments for STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated
 19. Source assignments for STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated
 20. Source assignments for STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated
 21. Source assignments for STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated
 22. Source assignments for STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated
 23. Source assignments for STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_3vg1:auto_generated
 24. Parameter Settings for User Entity Instance: spi_sender:inst20
 25. Parameter Settings for User Entity Instance: spi_sender:inst20|spi_slave:spi_slave_0
 26. Parameter Settings for User Entity Instance: sensor_mux:inst71
 27. Parameter Settings for User Entity Instance: sensor_empty_mux:inst68|LPM_MUX:LPM_MUX_component
 28. Parameter Settings for User Entity Instance: STD_FIFO:inst97
 29. Parameter Settings for User Entity Instance: lighthouse:inst17
 30. Parameter Settings for User Entity Instance: counter:inst24
 31. Parameter Settings for User Entity Instance: pll:inst|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: STD_FIFO:inst95
 33. Parameter Settings for User Entity Instance: lighthouse:inst16
 34. Parameter Settings for User Entity Instance: STD_FIFO:inst94
 35. Parameter Settings for User Entity Instance: lighthouse:inst14
 36. Parameter Settings for User Entity Instance: STD_FIFO:inst93
 37. Parameter Settings for User Entity Instance: lighthouse:inst13
 38. Parameter Settings for User Entity Instance: STD_FIFO:inst92
 39. Parameter Settings for User Entity Instance: lighthouse:inst12
 40. Parameter Settings for User Entity Instance: STD_FIFO:inst91
 41. Parameter Settings for User Entity Instance: lighthouse:inst11
 42. Parameter Settings for User Entity Instance: STD_FIFO:inst90
 43. Parameter Settings for User Entity Instance: lighthouse:inst10
 44. Parameter Settings for User Entity Instance: STD_FIFO:inst89
 45. Parameter Settings for User Entity Instance: lighthouse:inst9
 46. Parameter Settings for User Entity Instance: sensor_mux_data:inst42|LPM_MUX:LPM_MUX_component
 47. Parameter Settings for User Entity Instance: counter:inst26
 48. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0
 49. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0
 50. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0
 51. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0
 52. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0
 53. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0
 54. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0
 55. Parameter Settings for Inferred Entity Instance: STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0
 56. altpll Parameter Settings by Entity Instance
 57. altsyncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "spi_sender:inst20|spi_slave:spi_slave_0"
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 17 23:28:11 2016           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; darkroom_top                                    ;
; Top-level Entity Name              ; darkroom_top                                    ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 9,434                                           ;
;     Total combinational functions  ; 8,247                                           ;
;     Dedicated logic registers      ; 2,096                                           ;
; Total registers                    ; 2096                                            ;
; Total pins                         ; 68                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 33,792                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; darkroom_top       ; darkroom_top       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; counter.vhd                      ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/counter.vhd                                  ;         ;
; spi_sender.vhd                   ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/spi_sender.vhd                               ;         ;
; spi_slave.vhd                    ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd                                ;         ;
; lighthouse.vhd                   ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd                               ;         ;
; darkroom_top.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf                             ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File         ; /home/letrend/altera/13.0sp1/darkroom/pll.vhd                                      ;         ;
; LCD.vhd                          ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/LCD.vhd                                      ;         ;
; fifo.vhd                         ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/fifo.vhd                                     ;         ;
; sensor_mux.vhd                   ; yes             ; User VHDL File                     ; /home/letrend/altera/13.0sp1/darkroom/sensor_mux.vhd                               ;         ;
; sensor_mux_data.vhd              ; yes             ; User Wizard-Generated File         ; /home/letrend/altera/13.0sp1/darkroom/sensor_mux_data.vhd                          ;         ;
; sensor_empty_mux.vhd             ; yes             ; Auto-Found Wizard-Generated File   ; /home/letrend/altera/13.0sp1/darkroom/sensor_empty_mux.vhd                         ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_h6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/mux_h6e.tdf                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/pll_altpll.v                              ;         ;
; db/mux_68e.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/mux_68e.tdf                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vug1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/altsyncram_vug1.tdf                       ;         ;
; db/altsyncram_tug1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/altsyncram_tug1.tdf                       ;         ;
; db/altsyncram_1vg1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/altsyncram_1vg1.tdf                       ;         ;
; db/altsyncram_3vg1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/letrend/altera/13.0sp1/darkroom/db/altsyncram_3vg1.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 9,434          ;
;                                             ;                ;
; Total combinational functions               ; 8247           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2137           ;
;     -- 3 input functions                    ; 3111           ;
;     -- <=2 input functions                  ; 2999           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3192           ;
;     -- arithmetic mode                      ; 5055           ;
;                                             ;                ;
; Total registers                             ; 2096           ;
;     -- Dedicated logic registers            ; 2096           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 68             ;
; Total memory bits                           ; 33792          ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 710            ;
; Total fan-out                               ; 31440          ;
; Average fan-out                             ; 2.96           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |darkroom_top                              ; 8247 (0)          ; 2096 (0)     ; 33792       ; 0            ; 0       ; 0         ; 68   ; 0            ; |darkroom_top                                                                                   ; work         ;
;    |STD_FIFO:inst89|                       ; 83 (83)           ; 66 (66)      ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst89                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_tug1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_tug1:auto_generated ; work         ;
;    |STD_FIFO:inst90|                       ; 84 (84)           ; 68 (68)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst90                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_vug1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated ; work         ;
;    |STD_FIFO:inst91|                       ; 84 (84)           ; 68 (68)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst91                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_vug1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated ; work         ;
;    |STD_FIFO:inst92|                       ; 85 (85)           ; 70 (70)      ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst92                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_1vg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated ; work         ;
;    |STD_FIFO:inst93|                       ; 84 (84)           ; 68 (68)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst93                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_vug1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated ; work         ;
;    |STD_FIFO:inst94|                       ; 85 (85)           ; 70 (70)      ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst94                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_1vg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated ; work         ;
;    |STD_FIFO:inst95|                       ; 86 (86)           ; 70 (70)      ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst95                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_1vg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated ; work         ;
;    |STD_FIFO:inst97|                       ; 87 (87)           ; 72 (72)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst97                                                                   ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0                                ; work         ;
;          |altsyncram_3vg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_3vg1:auto_generated ; work         ;
;    |counter:inst24|                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|counter:inst24                                                                    ; work         ;
;    |lighthouse:inst10|                     ; 920 (920)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst10                                                                 ; work         ;
;    |lighthouse:inst11|                     ; 924 (924)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst11                                                                 ; work         ;
;    |lighthouse:inst12|                     ; 930 (930)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst12                                                                 ; work         ;
;    |lighthouse:inst13|                     ; 922 (922)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst13                                                                 ; work         ;
;    |lighthouse:inst14|                     ; 918 (918)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst14                                                                 ; work         ;
;    |lighthouse:inst16|                     ; 916 (916)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst16                                                                 ; work         ;
;    |lighthouse:inst17|                     ; 924 (924)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst17                                                                 ; work         ;
;    |lighthouse:inst9|                      ; 918 (918)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|lighthouse:inst9                                                                  ; work         ;
;    |pll:inst|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|pll:inst                                                                          ; work         ;
;       |altpll:altpll_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|pll:inst|altpll:altpll_component                                                  ; work         ;
;          |pll_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|pll:inst|altpll:altpll_component|pll_altpll:auto_generated                        ; work         ;
;    |sensor_empty_mux:inst68|               ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_empty_mux:inst68                                                           ; work         ;
;       |lpm_mux:LPM_MUX_component|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_empty_mux:inst68|lpm_mux:LPM_MUX_component                                 ; work         ;
;          |mux_h6e:auto_generated|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_empty_mux:inst68|lpm_mux:LPM_MUX_component|mux_h6e:auto_generated          ; work         ;
;    |sensor_mux:inst71|                     ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_mux:inst71                                                                 ; work         ;
;    |sensor_mux_data:inst42|                ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_mux_data:inst42                                                            ; work         ;
;       |lpm_mux:LPM_MUX_component|          ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_mux_data:inst42|lpm_mux:LPM_MUX_component                                  ; work         ;
;          |mux_68e:auto_generated|          ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|sensor_mux_data:inst42|lpm_mux:LPM_MUX_component|mux_68e:auto_generated           ; work         ;
;    |spi_sender:inst20|                     ; 74 (2)            ; 83 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|spi_sender:inst20                                                                 ; work         ;
;       |spi_slave:spi_slave_0|              ; 72 (72)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |darkroom_top|spi_sender:inst20|spi_slave:spi_slave_0                                           ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_tug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 17           ; 256          ; 17           ; 4352 ; None ;
; STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 17           ; 256          ; 17           ; 4352 ; None ;
; STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 17           ; 256          ; 17           ; 4352 ; None ;
; STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_3vg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608 ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |darkroom_top|pll:inst                ; /home/letrend/altera/13.0sp1/darkroom/pll.vhd              ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |darkroom_top|sensor_mux_data:inst42  ; /home/letrend/altera/13.0sp1/darkroom/sensor_mux_data.vhd  ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |darkroom_top|sensor_empty_mux:inst68 ; /home/letrend/altera/13.0sp1/darkroom/sensor_empty_mux.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------------+--------------------------------------------------+
; Register name                                      ; Reason for Removal                               ;
+----------------------------------------------------+--------------------------------------------------+
; lighthouse:inst9|sensor_value[0..8]                ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst10|sensor_value[0]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst10|sensor_value[1..8]               ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst11|sensor_value[0,2..8]             ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst11|sensor_value[1]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst12|sensor_value[0]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst12|sensor_value[2..8]               ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst12|sensor_value[1]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst13|sensor_value[0,3..8]             ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst13|sensor_value[2]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst13|sensor_value[1]                  ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst14|sensor_value[0]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst14|sensor_value[3..8]               ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst14|sensor_value[2]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst14|sensor_value[1]                  ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst16|sensor_value[0,3..8]             ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst16|sensor_value[1,2]                ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst17|sensor_value[0]                  ; Stuck at VCC due to stuck port data_in           ;
; lighthouse:inst17|sensor_value[3..8]               ; Stuck at GND due to stuck port data_in           ;
; lighthouse:inst17|sensor_value[1,2]                ; Stuck at VCC due to stuck port data_in           ;
; sensor_mux:inst71|sensor_read                      ; Stuck at VCC due to stuck port data_in           ;
; sensor_mux:inst71|send                             ; Stuck at VCC due to stuck port data_in           ;
; spi_sender:inst20|spi_slave:spi_slave_0|bit_cnt[0] ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst89|DataOut[0..8]                      ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst90|DataOut[1..8]                      ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst91|DataOut[0,2..8]                    ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst92|DataOut[2..8]                      ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst93|DataOut[0,1,3..8]                  ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst94|DataOut[1,3..8]                    ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst95|DataOut[0,3..8]                    ; Stuck at GND due to stuck port data_in           ;
; STD_FIFO:inst97|DataOut[3..8]                      ; Stuck at GND due to stuck port data_in           ;
; spi_sender:inst20|spi_tx_data[4..8]                ; Merged with spi_sender:inst20|spi_tx_data[3]     ;
; spi_sender:inst20|sending                          ; Merged with spi_sender:inst20|prev_data          ;
; spi_sender:inst20|spi_tx_data[3]                   ; Stuck at GND due to stuck port data_in           ;
; sensor_mux:inst71|counter[0]                       ; Merged with sensor_mux:inst71|sensor_selector[0] ;
; sensor_mux:inst71|counter[3..31]                   ; Lost fanout                                      ;
; Total Number of Removed Registers = 172            ;                                                  ;
+----------------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+-----------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; sensor_mux:inst71|sensor_read     ; Stuck at VCC              ; STD_FIFO:inst89|DataOut[7], STD_FIFO:inst89|DataOut[8], STD_FIFO:inst90|DataOut[7], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst90|DataOut[8], STD_FIFO:inst91|DataOut[7], STD_FIFO:inst91|DataOut[8], ;
;                                   ;                           ; STD_FIFO:inst92|DataOut[7], STD_FIFO:inst92|DataOut[8], STD_FIFO:inst93|DataOut[7], ;
;                                   ;                           ; STD_FIFO:inst93|DataOut[8], STD_FIFO:inst94|DataOut[7], STD_FIFO:inst94|DataOut[8], ;
;                                   ;                           ; STD_FIFO:inst95|DataOut[7], STD_FIFO:inst95|DataOut[8], STD_FIFO:inst97|DataOut[7], ;
;                                   ;                           ; STD_FIFO:inst97|DataOut[8]                                                          ;
; lighthouse:inst9|sensor_value[0]  ; Stuck at GND              ; STD_FIFO:inst89|DataOut[4], STD_FIFO:inst89|DataOut[3], STD_FIFO:inst89|DataOut[2], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst89|DataOut[1], STD_FIFO:inst89|DataOut[0], STD_FIFO:inst89|DataOut[5], ;
;                                   ;                           ; STD_FIFO:inst89|DataOut[6]                                                          ;
; lighthouse:inst10|sensor_value[0] ; Stuck at VCC              ; STD_FIFO:inst90|DataOut[4], STD_FIFO:inst90|DataOut[3], STD_FIFO:inst90|DataOut[2], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst90|DataOut[1], STD_FIFO:inst90|DataOut[5], STD_FIFO:inst90|DataOut[6]  ;
; lighthouse:inst11|sensor_value[0] ; Stuck at GND              ; STD_FIFO:inst91|DataOut[4], STD_FIFO:inst91|DataOut[3], STD_FIFO:inst91|DataOut[2], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst91|DataOut[0], STD_FIFO:inst91|DataOut[5], STD_FIFO:inst91|DataOut[6]  ;
; lighthouse:inst13|sensor_value[0] ; Stuck at GND              ; STD_FIFO:inst93|DataOut[4], STD_FIFO:inst93|DataOut[3], STD_FIFO:inst93|DataOut[1], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst93|DataOut[0], STD_FIFO:inst93|DataOut[5], STD_FIFO:inst93|DataOut[6]  ;
; lighthouse:inst12|sensor_value[0] ; Stuck at VCC              ; STD_FIFO:inst92|DataOut[4], STD_FIFO:inst92|DataOut[3], STD_FIFO:inst92|DataOut[2], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst92|DataOut[5], STD_FIFO:inst92|DataOut[6]                              ;
; lighthouse:inst14|sensor_value[0] ; Stuck at VCC              ; STD_FIFO:inst94|DataOut[4], STD_FIFO:inst94|DataOut[3], STD_FIFO:inst94|DataOut[1], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst94|DataOut[5], STD_FIFO:inst94|DataOut[6]                              ;
; lighthouse:inst16|sensor_value[0] ; Stuck at GND              ; STD_FIFO:inst95|DataOut[4], STD_FIFO:inst95|DataOut[3], STD_FIFO:inst95|DataOut[0], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst95|DataOut[5], STD_FIFO:inst95|DataOut[6]                              ;
; lighthouse:inst17|sensor_value[0] ; Stuck at VCC              ; STD_FIFO:inst97|DataOut[4], STD_FIFO:inst97|DataOut[3], STD_FIFO:inst97|DataOut[5], ;
;                                   ; due to stuck port data_in ; STD_FIFO:inst97|DataOut[6]                                                          ;
; sensor_mux:inst71|send            ; Stuck at VCC              ; spi_sender:inst20|spi_tx_data[3]                                                    ;
;                                   ; due to stuck port data_in ;                                                                                     ;
+-----------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2096  ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 952   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; spi_sender:inst20|spi_slave:spi_slave_0|trdy       ; 3       ;
; spi_sender:inst20|spi_slave:spi_slave_0|bit_cnt[1] ; 3       ;
; Total number of inverted registers = 2             ;         ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                   ;
+----------------------------------------------------+-----------------------------------------+
; Register Name                                      ; RAM Name                                ;
+----------------------------------------------------+-----------------------------------------+
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst90|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst90|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst89|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst89|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst91|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst91|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst92|\fifo_proc_Memory_rtl_0_bypass[33] ; STD_FIFO:inst92|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst94|\fifo_proc_Memory_rtl_0_bypass[33] ; STD_FIFO:inst94|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst93|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst93|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst95|\fifo_proc_Memory_rtl_0_bypass[33] ; STD_FIFO:inst95|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[0]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[1]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[2]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[3]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[4]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[5]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[6]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[7]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[8]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[9]  ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[10] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[11] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[12] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[13] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[14] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[15] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[16] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[17] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[18] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[19] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[20] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[21] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[22] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[23] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[24] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[25] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[26] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[27] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[28] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[29] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[30] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[31] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[32] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[33] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
; STD_FIFO:inst97|\fifo_proc_Memory_rtl_0_bypass[34] ; STD_FIFO:inst97|\fifo_proc:Memory_rtl_0 ;
+----------------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst10|start_valid_sync[2]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst9|start_valid_sync[23]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst11|start_valid_sync[27] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst12|start_valid_sync[18] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst14|start_valid_sync[14] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst13|start_valid_sync[10] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst16|start_valid_sync[23] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |darkroom_top|lighthouse:inst17|start_valid_sync[13] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst89|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst89|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst91|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst91|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst90|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst90|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst92|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst92|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst93|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst93|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst95|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst95|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst94|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst94|Head                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst97|Tail                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |darkroom_top|STD_FIFO:inst97|Head                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst10|stop_valid_sync      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst9|stop_valid_sync       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst11|stop_valid_sync      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst12|stop_valid_sync      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst14|stop_valid_sync      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst13|stop_valid_sync      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst16|stop_valid_sync      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |darkroom_top|lighthouse:inst17|stop_valid_sync      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_tug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_vug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_1vg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_3vg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_sender:inst20 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; sys_clk_frq    ; 50000000 ; Signed Integer                     ;
; spi_cpol       ; '0'      ; Enumerated                         ;
; spi_cpha       ; '0'      ; Enumerated                         ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_sender:inst20|spi_slave:spi_slave_0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; cpol           ; '0'   ; Enumerated                                                  ;
; cpha           ; '0'   ; Enumerated                                                  ;
; d_width        ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_mux:inst71 ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; number_of_sensors ; 8     ; Signed Integer                     ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_empty_mux:inst68|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 1           ; Signed Integer                                          ;
; LPM_SIZE               ; 8           ; Signed Integer                                          ;
; LPM_WIDTHS             ; 3           ; Signed Integer                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                          ;
; CBXI_PARAMETER         ; mux_h6e     ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                 ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst97 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 111   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst17 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000111 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst24 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; counter_width  ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst95 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 110   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst16 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000110 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst94 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 101   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst14 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000101 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst93 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 100   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst13 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000100 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst92 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 011   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst12 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000011 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst91 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 010   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst11 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000010 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst90 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 001   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst10 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; sensorid       ; 000000001 ; Unsigned Binary                   ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STD_FIFO:inst89 ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; data_width        ; 24    ; Signed Integer                   ;
; fifo_depth        ; 256   ; Signed Integer                   ;
; number_of_sensors ; 8     ; Signed Integer                   ;
; sensorid          ; 000   ; Unsigned Binary                  ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lighthouse:inst9 ;
+----------------+-----------+----------------------------------+
; Parameter Name ; Value     ; Type                             ;
+----------------+-----------+----------------------------------+
; sensorid       ; 000000000 ; Unsigned Binary                  ;
+----------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_mux_data:inst42|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 24          ; Signed Integer                                         ;
; LPM_SIZE               ; 8           ; Signed Integer                                         ;
; LPM_WIDTHS             ; 3           ; Signed Integer                                         ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                         ;
; CBXI_PARAMETER         ; mux_68e     ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst26 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; counter_width  ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vug1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 15                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 15                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_tug1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vug1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 17                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 17                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1vg1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 17                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 17                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1vg1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vug1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 17                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 17                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1vg1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 18                   ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 18                   ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_3vg1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 8                                                  ;
; Entity Instance                           ; STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 15                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 15                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst91|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 17                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 17                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst94|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 17                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 17                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst93|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst95|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 17                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 17                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 18                                                 ;
;     -- NUMWORDS_A                         ; 256                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 18                                                 ;
;     -- NUMWORDS_B                         ; 256                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_sender:inst20|spi_slave:spi_slave_0"                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; st_load_en   ; Input  ; Info     ; Stuck at GND                                                                        ;
; st_load_trdy ; Input  ; Info     ; Stuck at GND                                                                        ;
; st_load_rrdy ; Input  ; Info     ; Stuck at GND                                                                        ;
; st_load_roe  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rrdy         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; roe          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 17 23:27:38 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-Behavioral
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file spi_sender.vhd
    Info (12022): Found design unit 1: spi_sender-logic
    Info (12023): Found entity 1: spi_sender
Info (12021): Found 2 design units, including 1 entities, in source file spi_slave.vhd
    Info (12022): Found design unit 1: spi_slave-logic
    Info (12023): Found entity 1: spi_slave
Info (12021): Found 2 design units, including 1 entities, in source file lighthouse.vhd
    Info (12022): Found design unit 1: lighthouse-Behavioral
    Info (12023): Found entity 1: lighthouse
Info (12021): Found 1 design units, including 1 entities, in source file darkroom_top.bdf
    Info (12023): Found entity 1: darkroom_top
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Warning (12019): Can't analyze file -- file global_counter.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file simple_counter.v
    Info (12023): Found entity 1: simple_counter
Info (12021): Found 2 design units, including 1 entities, in source file LCD.vhd
    Info (12022): Found design unit 1: LCD-top
    Info (12023): Found entity 1: LCD
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: STD_FIFO-Behavioral
    Info (12023): Found entity 1: STD_FIFO
Info (12021): Found 2 design units, including 1 entities, in source file sensor_mux.vhd
    Info (12022): Found design unit 1: sensor_mux-Behavioral
    Info (12023): Found entity 1: sensor_mux
Info (12021): Found 2 design units, including 1 entities, in source file sensor_mux_data.vhd
    Info (12022): Found design unit 1: sensor_mux_data-SYN
    Info (12023): Found entity 1: sensor_mux_data
Info (12127): Elaborating entity "darkroom_top" for the top level hierarchy
Warning (275083): Bus "led2[2..0]" found using same base name as "led", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "led" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "led[3..0]" to "led3..0"
Warning (275080): Converted elements in bus name "led2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "led2[2..0]" to "led22..0"
Warning (275043): Pin "led_fifo_full" is missing source
Warning (275043): Pin "led_fifo_empty" is missing source
Warning (275009): Pin "button0_read" not connected
Info (12128): Elaborating entity "spi_sender" for hierarchy "spi_sender:inst20"
Warning (10036): Verilog HDL or VHDL warning at spi_sender.vhd(25): object "spi_busy" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at spi_sender.vhd(28): used implicit default value for signal "spi_rx_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at spi_sender.vhd(29): object "spi_rx_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spi_sender.vhd(30): object "spi_rrdy" assigned a value but never read
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_sender:inst20|spi_slave:spi_slave_0"
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(74): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(87): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(92): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(97): signal "st_load_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(97): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(99): signal "st_load_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(101): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(101): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(103): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(103): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(108): signal "st_load_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(108): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(110): signal "st_load_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(112): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(112): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(114): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(114): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(119): signal "st_load_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(119): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(121): signal "st_load_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(123): signal "rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(123): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(123): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(125): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(125): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(131): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(135): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(135): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(141): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(144): signal "rx_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(148): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(151): signal "tx_load_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(152): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(152): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(157): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(159): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(166): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at spi_slave.vhd(166): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at spi_slave.vhd(83): inferring latch(es) for signal or variable "rx_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rx_data[0]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[1]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[2]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[3]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[4]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[5]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[6]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[7]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[8]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[9]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[10]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[11]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[12]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[13]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[14]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[15]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[16]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[17]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[18]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[19]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[20]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[21]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[22]" at spi_slave.vhd(83)
Info (10041): Inferred latch for "rx_data[23]" at spi_slave.vhd(83)
Info (12128): Elaborating entity "sensor_mux" for hierarchy "sensor_mux:inst71"
Warning (12125): Using design file sensor_empty_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sensor_empty_mux-SYN
    Info (12023): Found entity 1: sensor_empty_mux
Info (12128): Elaborating entity "sensor_empty_mux" for hierarchy "sensor_empty_mux:inst68"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "sensor_empty_mux:inst68|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "sensor_empty_mux:inst68|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "sensor_empty_mux:inst68|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "LPM_SIZE" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "3"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_h6e.tdf
    Info (12023): Found entity 1: mux_h6e
Info (12128): Elaborating entity "mux_h6e" for hierarchy "sensor_empty_mux:inst68|LPM_MUX:LPM_MUX_component|mux_h6e:auto_generated"
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst97"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst17"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst24"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst95"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst16"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst94"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst14"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst93"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst13"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst92"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst12"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst91"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst11"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst90"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst10"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "STD_FIFO" for hierarchy "STD_FIFO:inst89"
Info (12128): Elaborating entity "lighthouse" for hierarchy "lighthouse:inst9"
Warning (10036): Verilog HDL or VHDL warning at lighthouse.vhd(22): object "data" assigned a value but never read
Info (12128): Elaborating entity "sensor_mux_data" for hierarchy "sensor_mux_data:inst42"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "sensor_mux_data:inst42|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "sensor_mux_data:inst42|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "sensor_mux_data:inst42|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "24"
    Info (12134): Parameter "LPM_SIZE" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "3"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_68e.tdf
    Info (12023): Found entity 1: mux_68e
Info (12128): Elaborating entity "mux_68e" for hierarchy "sensor_mux_data:inst42|LPM_MUX:LPM_MUX_component|mux_68e:auto_generated"
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:inst65"
Warning (276020): Inferred RAM node "STD_FIFO:inst90|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst89|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst91|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst92|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst94|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst93|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst95|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "STD_FIFO:inst97|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst90|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst89|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 15
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst91|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst92|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst94|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst93|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst95|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STD_FIFO:inst97|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0"
Info (12133): Instantiated megafunction "STD_FIFO:inst90|altsyncram:\fifo_proc:Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vug1.tdf
    Info (12023): Found entity 1: altsyncram_vug1
Info (12130): Elaborated megafunction instantiation "STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0"
Info (12133): Instantiated megafunction "STD_FIFO:inst89|altsyncram:\fifo_proc:Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tug1.tdf
    Info (12023): Found entity 1: altsyncram_tug1
Info (12130): Elaborated megafunction instantiation "STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0"
Info (12133): Instantiated megafunction "STD_FIFO:inst92|altsyncram:\fifo_proc:Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vg1.tdf
    Info (12023): Found entity 1: altsyncram_1vg1
Info (12130): Elaborated megafunction instantiation "STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0"
Info (12133): Instantiated megafunction "STD_FIFO:inst97|altsyncram:\fifo_proc:Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vg1.tdf
    Info (12023): Found entity 1: altsyncram_3vg1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[23]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[23]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[23]~1"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[22]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[22]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[22]~5"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[21]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[21]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[21]~9"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[20]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[20]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[20]~13"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[19]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[19]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[19]~17"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[18]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[18]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[18]~21"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[17]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[17]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[17]~25"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[16]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[16]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[16]~29"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[15]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[15]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[15]~33"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[14]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[14]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[14]~37"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[13]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[13]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[13]~41"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[12]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[12]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[12]~45"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[11]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[11]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[11]~49"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[10]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[10]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[10]~53"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[9]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[9]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[9]~57"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[2]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[2]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[2]~61"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[1]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[1]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[1]~65"
    Warning (13310): Register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[0]" is converted into an equivalent circuit using register "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[0]~_emulated" and latch "spi_sender:inst20|spi_slave:spi_slave_0|tx_buf[0]~69"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_fifo_full" is stuck at GND
    Warning (13410): Pin "led_fifo_empty" is stuck at GND
    Warning (13410): Pin "LCD0[7]" is stuck at VCC
    Warning (13410): Pin "LCD0[6]" is stuck at VCC
    Warning (13410): Pin "LCD0[5]" is stuck at GND
    Warning (13410): Pin "LCD0[4]" is stuck at GND
    Warning (13410): Pin "LCD0[3]" is stuck at GND
    Warning (13410): Pin "LCD0[2]" is stuck at GND
    Warning (13410): Pin "LCD0[1]" is stuck at GND
    Warning (13410): Pin "LCD0[0]" is stuck at GND
    Warning (13410): Pin "LCD1[7]" is stuck at VCC
    Warning (13410): Pin "LCD1[6]" is stuck at VCC
    Warning (13410): Pin "LCD1[5]" is stuck at GND
    Warning (13410): Pin "LCD1[4]" is stuck at GND
    Warning (13410): Pin "LCD1[3]" is stuck at GND
    Warning (13410): Pin "LCD1[2]" is stuck at GND
    Warning (13410): Pin "LCD1[1]" is stuck at GND
    Warning (13410): Pin "LCD1[0]" is stuck at GND
    Warning (13410): Pin "LCD2[7]" is stuck at VCC
    Warning (13410): Pin "LCD2[6]" is stuck at VCC
    Warning (13410): Pin "LCD2[5]" is stuck at GND
    Warning (13410): Pin "LCD2[4]" is stuck at GND
    Warning (13410): Pin "LCD2[3]" is stuck at GND
    Warning (13410): Pin "LCD2[2]" is stuck at GND
    Warning (13410): Pin "LCD2[1]" is stuck at GND
    Warning (13410): Pin "LCD2[0]" is stuck at GND
    Warning (13410): Pin "LCD3[7]" is stuck at VCC
    Warning (13410): Pin "LCD3[6]" is stuck at VCC
    Warning (13410): Pin "LCD3[5]" is stuck at GND
    Warning (13410): Pin "LCD3[4]" is stuck at GND
    Warning (13410): Pin "LCD3[3]" is stuck at GND
    Warning (13410): Pin "LCD3[2]" is stuck at GND
    Warning (13410): Pin "LCD3[1]" is stuck at GND
    Warning (13410): Pin "LCD3[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "spi_reset_n"
    Warning (15610): No output dependent on input pin "button0_read"
Info (21057): Implemented 9725 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 9524 logic cells
    Info (21064): Implemented 132 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 405 megabytes
    Info: Processing ended: Sat Dec 17 23:28:11 2016
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


