

printNetwork(network, options) ::= <<
-------------------------------------------------------------------------------
-- Title      : Network: <network.name>
-- Project    : 
-------------------------------------------------------------------------------
-- File       : <network.name>.vhd
-- Author     : Orcc - TTA
-- Company    : 
-- Created    : 
-- Standard   : VHDL'93
-------------------------------------------------------------------------------
-- Copyright (c)  
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 
-------------------------------------------------------------------------------


------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

library work;

------------------------------------------------------------------------------
entity top is
  port
    (
      clk          : in  std_logic;
      <declarePorts(network)>
      rst_n        : in  std_logic
      );
end top;

------------------------------------------------------------------------------
architecture bdf_type of top is

  ---------------------------------------------------------------------------
  -- Signals declaration
  ---------------------------------------------------------------------------  
  <declareFifosSignals(network)>
  ---------------------------------------------------------------------------
  
begin

  ---------------------------------------------------------------------------
  -- Ports instantiation 
  ---------------------------------------------------------------------------
  <network.inputs: { input | <assignNetworkInputPort(input, i0)> }>
  <network.outputs: { output | <assignNetworkOutputPort(output, i0)> }>
  ---------------------------------------------------------------------------
  -- FIFOs instantiation 
  --------------------------------------------------------------------------- 
  <network.connections: assignFifo()>
  ---------------------------------------------------------------------------
  -- Actors instantiation 
  ---------------------------------------------------------------------------
  <network.instances: assignInstance(); separator="\n\n">
  ---------------------------------------------------------------------------  


end bdf_type;

>>

///////////////////////////////////////////////////////////////////////////////
// Network ports
///////////////////////////////////////////////////////////////////////////////

declarePorts(network) ::= <<
<if(network.inputs)><network.inputs: {input|<declareInput(input, "in", i0)>}; separator="\n"><endif>
<if(network.outputs)><network.outputs: {output|<declareOutput(output, "out", i0)>}; separator="\n"><endif>
>>

declareInput(port, dir, index) ::= <<
<if(port.native)
><declareNative(port, dir)><
else
>data_<index>_in    : in std_logic_vector(31 downto 0);
status_<index>_in  : in std_logic_vector(31 downto 0);
ack_<index>_in     : out std_logic;<
endif>
>>

declareOutput(port, dir, index) ::= <<
<if(port.native)
><declareNative(port, dir)><
else
>data_<index>_out   : out std_logic_vector(31 downto 0);
status_<index>_out : in std_logic_vector(31 downto 0);
dv_<index>_out     : out std_logic;<
endif>
>>

declareNative(port, dir) ::= <<
<port.name>  : <dir> <if(port.type.bool)>std_logic<else>std_logic_vector(<port.type.size>-1 downto 0)<endif>;
>>


///////////////////////////////////////////////////////////////////////////////
// Signals
///////////////////////////////////////////////////////////////////////////////

declareFifosSignals(network) ::= <<
<network.connections: declareFifoSignals(); separator="\n\n">
>>

declareFifoSignals(connection) ::= <<
<if(connection.sourcePort.native)
>signal s_<connection.id> : std_logic_vector(<connection.sourcePort.type.size>-1 downto 0);<
elseif(!connection.source.port && !connection.target.port)
>signal fifo_<connection.id>_data         : std_logic_vector(31 downto 0);
signal fifo_<connection.id>_q            : std_logic_vector(31 downto 0);
signal fifo_<connection.id>_rdreq        : std_logic;
signal fifo_<connection.id>_wrreq        : std_logic;
signal fifo_<connection.id>_nb_tokens    : std_logic_vector(31 downto 0);
signal fifo_<connection.id>_nb_freerooms : std_logic_vector(31 downto 0);<
elseif(connection.source.port)
>signal fifo_<connection.id>_q            : std_logic_vector(31 downto 0);
signal fifo_<connection.id>_rdreq        : std_logic;
signal fifo_<connection.id>_nb_tokens    : std_logic_vector(31 downto 0);<
elseif(connection.target.port)
>signal fifo_<connection.id>_data         : std_logic_vector(31 downto 0);
signal fifo_<connection.id>_wrreq        : std_logic;
signal fifo_<connection.id>_nb_freerooms : std_logic_vector(31 downto 0);<endif>
>>


///////////////////////////////////////////////////////////////////////////////
// Instantiation
///////////////////////////////////////////////////////////////////////////////

assignNetworkInputPort(port, index) ::= <<
<if(port.native)
><port.name> \<= s_<first(port.outgoing).id>;<
else
>fifo_<first(port.outgoing).id>_q \<= data_<index>_in;
fifo_<first(port.outgoing).id>_nb_tokens \<= status_<index>_in;
ack_<index>_in \<= fifo_<first(port.outgoing).id>_rdreq;<
endif>
>>

assignNetworkOutputPort(port, index) ::= <<
<if(port.native)
><port.name> \<= s_<first(port.incoming).id>;<
else
>data_<index>_out \<= fifo_<first(port.incoming).id>_data;
fifo_<first(port.incoming).id>_nb_freerooms \<= status_<index>_out;
dv_<index>_out \<= fifo_<first(port.incoming).id>_wrreq;<
endif>
>>

assignFifo(connection) ::= <<
<if(!connection.sourcePort.native && !connection.targetPort.native && !connection.source.port && !connection.target.port)>
fifo_<connection.id> : entity work.fifo
  generic map(size          =\> <options.("fifoSize")>,
              widthu        =\> <options.("fifoWidthu")>,
              device_family =\> "<options.("fpgaFamily")>")
  port map(clk          =\> clk,
           rdreq        =\> fifo_<connection.id>_rdreq,
           data         =\> fifo_<connection.id>_data(31 downto 0),
           q            =\> fifo_<connection.id>_q(31 downto 0),
           nb_tokens    =\> fifo_<connection.id>_nb_tokens,
           nb_freerooms =\> fifo_<connection.id>_nb_freerooms,
           wrreq        =\> fifo_<connection.id>_wrreq,
           rst_n        =\> rst_n);
           
<endif>
>>

assignInstance(instance) ::= <<
<instance.id>_inst : entity work.<if(!instance.actor.native)>processor_<endif><instance.id>
<if(instance.actor.native)
>  generic map(<assignGenerics(instance)>)  
<else
>  generic map(device_family =\> "<options.("fpgaFamily")>")
<endif>
  port map(clk          =\> clk,
  	       <assignPort(instance)>
           rst_n        =\> rst_n);
>>

assignPort(instance) ::= <<
<if(instance.actor)
><instance.actor.inputs: { input | <assignInputPort(input, instance.incomingPortMap.(input), i0)> }; separator="\n">
<instance.actor.outputs: { output | <assignOutputPort(output, first(instance.outgoingPortMap.(output)), i0)> }; separator="\n"><
else
><instance.broadcast.inputs: { input | <assignInputPort(input, instance.incomingPortMap.(input), i0)> }; separator="\n">
<instance.broadcast.outputs: { output | <assignOutputPort(output, first(instance.outgoingPortMap.(output)), i0)> }; separator="\n"><
endif>
>>

assignGenerics(instance) ::= <<
<instance.arguments: { arg | <arg.variable.name> =\> <arg.value>}; separator=",\n              ">
>>

assignInputPort(port, connection, index) ::= <<
<if(port.native)
><port.name>   =\> s_<connection.id>,<
else
>data_<index>_in    =\> fifo_<connection.id>_q,
status_<index>_in  =\> fifo_<connection.id>_nb_tokens,
ack_<index>_in     =\> fifo_<connection.id>_rdreq,<
endif>
>>

assignOutputPort(port, connection, index) ::= <<
<if(port.native)
><port.name>   =\> s_<connection.id>,<
else
>data_<index>_out   =\> fifo_<connection.id>_data,
status_<index>_out =\> fifo_<connection.id>_nb_freerooms,
dv_<index>_out     =\> fifo_<connection.id>_wrreq,<
endif>
>>
