-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2calo_caloalgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_10_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_11_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_12_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_13_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_14_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_15_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_16_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_17_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_18_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_19_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_10_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_11_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_12_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_13_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_14_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_15_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_16_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_17_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_18_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_19_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_10_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_11_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_12_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_13_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_14_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_15_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_16_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_17_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_18_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_19_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    sumtk_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtkerr2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_8_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_9_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_10_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_11_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_12_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_13_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_14_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_15_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_16_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_17_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_18_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sumtkerr2_19_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of tk2calo_caloalgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal calo_9_hwPt_V_read_4_reg_3602 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal calo_8_hwPt_V_read_4_reg_3607 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_4_reg_3612 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_4_reg_3617 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_4_reg_3622 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPt_V_read_4_reg_3627 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_4_reg_3632 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_4_reg_3637 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_4_reg_3642 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_4_reg_3647 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_3652 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_fu_828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_reg_3658 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3665 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_1_fu_840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_1_reg_3671 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3678 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_2_fu_852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_2_reg_3684 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_3691 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_3_fu_864_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_3_reg_3697 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_3704 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_4_fu_876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_4_reg_3710 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_3717 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_5_fu_888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_5_reg_3723 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_3730 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_6_fu_900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_6_reg_3736 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_3743 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_7_fu_912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_7_reg_3749 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_3756 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_8_fu_924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_8_reg_3762 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_3769 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_9_fu_936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_9_reg_3775 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_19_hwPhi_V_rea_2_reg_3782 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_19_hwPhi_V_rea_2_reg_3782_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_18_hwPhi_V_rea_2_reg_3787 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_18_hwPhi_V_rea_2_reg_3787_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_17_hwPhi_V_rea_2_reg_3792 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_17_hwPhi_V_rea_2_reg_3792_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_16_hwPhi_V_rea_2_reg_3797 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_16_hwPhi_V_rea_2_reg_3797_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_15_hwPhi_V_rea_2_reg_3802 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_15_hwPhi_V_rea_2_reg_3802_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwPhi_V_rea_6_reg_3807 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwPhi_V_rea_6_reg_3807_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwPhi_V_rea_6_reg_3812 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwPhi_V_rea_6_reg_3812_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwPhi_V_rea_6_reg_3817 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwPhi_V_rea_6_reg_3817_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwPhi_V_rea_6_reg_3822 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwPhi_V_rea_6_reg_3822_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwPhi_V_rea_6_reg_3827 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwPhi_V_rea_6_reg_3827_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_7_reg_3832 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_7_reg_3832_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_7_reg_3837 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_7_reg_3837_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_7_reg_3842 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_7_reg_3842_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_7_reg_3847 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_7_reg_3847_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_7_reg_3852 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_7_reg_3852_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_7_reg_3857 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_7_reg_3857_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_7_reg_3862 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_7_reg_3862_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_7_reg_3867 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_7_reg_3867_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_7_reg_3872 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_7_reg_3872_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_7_reg_3877 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_7_reg_3877_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_19_hwEta_V_rea_2_reg_3882 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_19_hwEta_V_rea_2_reg_3882_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_18_hwEta_V_rea_2_reg_3887 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_18_hwEta_V_rea_2_reg_3887_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_17_hwEta_V_rea_2_reg_3892 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_17_hwEta_V_rea_2_reg_3892_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_16_hwEta_V_rea_2_reg_3897 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_16_hwEta_V_rea_2_reg_3897_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_15_hwEta_V_rea_2_reg_3902 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_15_hwEta_V_rea_2_reg_3902_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwEta_V_rea_6_reg_3907 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwEta_V_rea_6_reg_3907_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwEta_V_rea_6_reg_3912 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwEta_V_rea_6_reg_3912_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwEta_V_rea_6_reg_3917 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwEta_V_rea_6_reg_3917_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwEta_V_rea_6_reg_3922 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwEta_V_rea_6_reg_3922_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwEta_V_rea_6_reg_3927 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwEta_V_rea_6_reg_3927_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_7_reg_3932 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_7_reg_3932_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_7_reg_3937 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_7_reg_3937_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_7_reg_3942 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_7_reg_3942_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_7_reg_3947 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_7_reg_3947_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_7_reg_3952 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_7_reg_3952_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_7_reg_3957 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_7_reg_3957_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_7_reg_3962 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_7_reg_3962_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_7_reg_3967 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_7_reg_3967_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_7_reg_3972 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_7_reg_3972_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_7_reg_3977 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_7_reg_3977_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_19_hwPt_V_read_3_reg_3982 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_18_hwPt_V_read_3_reg_3987 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_17_hwPt_V_read_3_reg_3992 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_16_hwPt_V_read_3_reg_3997 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_15_hwPt_V_read_3_reg_4002 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_14_hwPt_V_read_4_reg_4007 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_13_hwPt_V_read_4_reg_4012 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_12_hwPt_V_read_4_reg_4017 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_11_hwPt_V_read_4_reg_4022 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_10_hwPt_V_read_4_reg_4027 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_3482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_4032 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_fu_959_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_4037 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_3488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_4042 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_reg_4047 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_3494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_4052 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_2_fu_1005_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_2_reg_4057 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_3500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_4062 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_3_fu_1028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_3_reg_4067 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_3506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_4072 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_4_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_4_reg_4077 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_3512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_4082 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_5_fu_1074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_5_reg_4087 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_3518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_4092 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_6_fu_1097_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_6_reg_4097 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_3524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_4102 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_7_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_7_reg_4107 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_3530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_4112 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_8_fu_1143_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_8_reg_4117 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_3536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_reg_4122 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_9_fu_1166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_9_reg_4127 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_4132 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_s_fu_1178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_s_reg_4138 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_s_fu_1198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_s_reg_4145 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_4150 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_10_fu_1210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_10_reg_4156 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_10_fu_1230_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_10_reg_4163 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_4168 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_11_fu_1242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_11_reg_4174 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_11_fu_1262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_11_reg_4181 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_4186 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_12_fu_1274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_12_reg_4192 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_12_fu_1294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_12_reg_4199 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_63_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_63_reg_4204 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_13_fu_1306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_13_reg_4210 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_13_fu_1326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_13_reg_4217 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_4222 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_14_fu_1338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_14_reg_4228 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_14_fu_1358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_14_reg_4235 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_4240 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_15_fu_1370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_15_reg_4246 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_15_fu_1390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_15_reg_4253 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4258 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_16_fu_1402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_16_reg_4264 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_16_fu_1422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_16_reg_4271 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_4276 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_17_fu_1434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_17_reg_4282 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_17_fu_1454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_17_reg_4289 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_4294 : STD_LOGIC_VECTOR (0 downto 0);
    signal calopt_V_2_18_fu_1466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal calopt_V_2_18_reg_4300 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_18_fu_1486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_18_reg_4307 : STD_LOGIC_VECTOR (31 downto 0);
    signal pfout_0_hwPt_V_writ_fu_1533_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_0_hwPt_V_writ_reg_4312 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_1_hwPt_V_writ_fu_1580_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_1_hwPt_V_writ_reg_4319 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_2_hwPt_V_writ_fu_1627_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_2_hwPt_V_writ_reg_4326 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_3_hwPt_V_writ_fu_1674_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_3_hwPt_V_writ_reg_4333 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_4_hwPt_V_writ_fu_1721_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_4_hwPt_V_writ_reg_4340 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_5_hwPt_V_writ_fu_1768_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_5_hwPt_V_writ_reg_4347 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_6_hwPt_V_writ_fu_1815_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_6_hwPt_V_writ_reg_4354 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_7_hwPt_V_writ_fu_1862_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_7_hwPt_V_writ_reg_4361 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_8_hwPt_V_writ_fu_1909_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_8_hwPt_V_writ_reg_4368 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_9_hwPt_V_writ_fu_1956_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_9_hwPt_V_writ_reg_4375 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_fu_3542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_reg_4382 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_fu_3548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_reg_4387 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_fu_3554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_reg_4392 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_3560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_reg_4397 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_fu_3566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_reg_4402 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_3572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_reg_4407 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_fu_3578_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_reg_4412 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_16_fu_3584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_16_reg_4417 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_fu_3590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_reg_4422 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_18_fu_3596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_18_reg_4427 : STD_LOGIC_VECTOR (31 downto 0);
    signal pfout_10_hwPt_V_wri_fu_2033_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_10_hwPt_V_wri_reg_4432 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_11_hwPt_V_wri_fu_2080_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_11_hwPt_V_wri_reg_4439 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_12_hwPt_V_wri_fu_2127_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_12_hwPt_V_wri_reg_4446 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_13_hwPt_V_wri_fu_2174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_13_hwPt_V_wri_reg_4453 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_14_hwPt_V_wri_fu_2221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_14_hwPt_V_wri_reg_4460 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_15_hwPt_V_wri_fu_2268_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_15_hwPt_V_wri_reg_4467 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_16_hwPt_V_wri_fu_2315_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_16_hwPt_V_wri_reg_4474 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_17_hwPt_V_wri_fu_2362_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_17_hwPt_V_wri_reg_4481 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_18_hwPt_V_wri_fu_2409_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_18_hwPt_V_wri_reg_4488 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_19_hwPt_V_wri_fu_2456_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfout_19_hwPt_V_wri_reg_4495 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_calo_10_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_11_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_12_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_13_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_14_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_15_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_16_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_17_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_18_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_19_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_0_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_2_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_3_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_4_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_5_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_6_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_7_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_8_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_9_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_10_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_11_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_12_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_13_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_14_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_15_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_16_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_17_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_18_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_19_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_0_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_2_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_3_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_4_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_5_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_6_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_7_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_8_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_9_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_10_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_11_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_12_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_13_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_14_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_15_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_16_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_17_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_18_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_calo_19_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_sumtk_10_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_11_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_12_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_13_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_14_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_15_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_16_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_17_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_18_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_19_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtkerr2_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_4_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_5_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_6_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_7_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_8_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_9_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_10_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_11_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_12_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_13_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_14_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_15_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_16_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_17_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_18_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_sumtkerr2_19_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_22_fu_945_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_23_fu_955_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_968_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_1_fu_978_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_991_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_2_fu_1001_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_1014_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_3_fu_1024_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_1037_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_4_fu_1047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1060_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_5_fu_1070_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_1083_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_6_fu_1093_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_1106_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_7_fu_1116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_1129_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_8_fu_1139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_1152_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_9_fu_1162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_1184_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_s_fu_1194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_1216_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_10_fu_1226_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_1248_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_11_fu_1258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1280_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_12_fu_1290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_1312_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_13_fu_1322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_1344_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_14_fu_1354_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_1376_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_15_fu_1386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_1408_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_16_fu_1418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_1440_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_17_fu_1450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_1472_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_31_18_fu_1482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp100_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1492_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp3_fu_1521_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp3_cast_fu_1529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_1_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp101_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_1_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1392_fu_1539_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp8_fu_1568_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp8_cast_fu_1576_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_2_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp102_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_2_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1393_fu_1586_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp13_fu_1615_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp13_cast_fu_1623_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_3_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp103_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_3_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1394_fu_1633_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp18_fu_1662_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp18_cast_fu_1670_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_4_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp104_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_4_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1395_fu_1680_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp23_fu_1709_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp23_cast_fu_1717_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_5_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp105_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_5_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1396_fu_1727_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp28_fu_1756_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp28_cast_fu_1764_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_6_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp106_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_6_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1397_fu_1774_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp33_fu_1803_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp33_cast_fu_1811_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_7_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp107_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_7_fu_1824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp37_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1398_fu_1821_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp38_fu_1850_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp38_cast_fu_1858_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_8_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp40_fu_1880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp108_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_8_fu_1871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp42_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1399_fu_1868_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp43_fu_1897_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp43_cast_fu_1905_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_9_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp45_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp109_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_9_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1400_fu_1915_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp48_fu_1944_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp48_cast_fu_1952_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_s_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp110_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_s_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp52_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1401_fu_1992_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp53_fu_2021_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp53_cast_fu_2029_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_10_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp55_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp111_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_10_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp57_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1402_fu_2039_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp58_fu_2068_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp58_cast_fu_2076_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_11_fu_2094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp60_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp112_fu_2103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_11_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp62_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1403_fu_2086_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp63_fu_2115_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp63_cast_fu_2123_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_12_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp65_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp113_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_12_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp67_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1404_fu_2133_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp68_fu_2162_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp68_cast_fu_2170_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_13_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp70_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp114_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_13_fu_2183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp72_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1405_fu_2180_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp73_fu_2209_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp73_cast_fu_2217_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_14_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp75_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp115_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_14_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp77_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1406_fu_2227_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp78_fu_2256_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp78_cast_fu_2264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_15_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp80_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp116_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_15_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp82_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1407_fu_2274_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp83_fu_2303_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp83_cast_fu_2311_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_16_fu_2329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp85_fu_2333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp117_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_16_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp87_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1408_fu_2321_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp88_fu_2350_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp88_cast_fu_2358_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_17_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp90_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp118_fu_2385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_17_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp92_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1409_fu_2368_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp93_fu_2397_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp93_cast_fu_2405_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_18_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp95_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp119_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_18_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp97_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1410_fu_2415_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp98_fu_2444_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp98_cast_fu_2452_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_2462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_1_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_1_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_2_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_2_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_3_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_3_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_4_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_4_fu_2593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_5_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_5_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_6_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_6_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_7_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_7_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_8_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_8_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_9_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_9_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_s_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_s_fu_2761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_10_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_10_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_11_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_11_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_12_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_12_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_13_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_13_fu_2873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_14_fu_2882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_14_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_15_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_15_fu_2929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_16_fu_2938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_16_fu_2957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_17_fu_2966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_17_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_18_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_18_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_0_hwEta_V_read_2_fu_2467_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_2_fu_2495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_2_fu_2523_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_2_fu_2551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_2_fu_2579_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_2_fu_2607_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_2_fu_2635_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_2_fu_2663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_2_fu_2691_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_2_fu_2719_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwEta_V_rea_2_fu_2747_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwEta_V_rea_2_fu_2775_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwEta_V_rea_2_fu_2803_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwEta_V_rea_2_fu_2831_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwEta_V_rea_2_fu_2859_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_15_hwEta_V_rea_1_fu_2887_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_16_hwEta_V_rea_1_fu_2915_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_17_hwEta_V_rea_1_fu_2943_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_18_hwEta_V_rea_1_fu_2971_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_19_hwEta_V_rea_1_fu_2999_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_2_fu_2474_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_2_fu_2502_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_2_fu_2530_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_2_fu_2558_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_2_fu_2586_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_2_fu_2614_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_2_fu_2642_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_2_fu_2670_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_2_fu_2698_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_2_fu_2726_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwPhi_V_rea_2_fu_2754_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwPhi_V_rea_2_fu_2782_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwPhi_V_rea_2_fu_2810_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwPhi_V_rea_2_fu_2838_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwPhi_V_rea_2_fu_2866_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_15_hwPhi_V_rea_1_fu_2894_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_16_hwPhi_V_rea_1_fu_2922_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_17_hwPhi_V_rea_1_fu_2950_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_18_hwPhi_V_rea_1_fu_2978_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_19_hwPhi_V_rea_1_fu_3006_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfout_0_hwId_V_writ_fu_2486_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_1_hwId_V_writ_fu_2514_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_2_hwId_V_writ_fu_2542_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_3_hwId_V_writ_fu_2570_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_4_hwId_V_writ_fu_2598_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_5_hwId_V_writ_fu_2626_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_6_hwId_V_writ_fu_2654_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_7_hwId_V_writ_fu_2682_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_8_hwId_V_writ_fu_2710_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_9_hwId_V_writ_fu_2738_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_10_hwId_V_wri_fu_2766_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_11_hwId_V_wri_fu_2794_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_12_hwId_V_wri_fu_2822_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_13_hwId_V_wri_fu_2850_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_14_hwId_V_wri_fu_2878_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_15_hwId_V_wri_fu_2906_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_16_hwId_V_wri_fu_2934_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_17_hwId_V_wri_fu_2962_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_18_hwId_V_wri_fu_2990_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pfout_19_hwId_V_wri_fu_3018_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_fu_3482_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_942_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_3482_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_3488_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_fu_965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_3488_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_3494_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_988_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_3494_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_3500_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_1011_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_3500_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_3506_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_4_fu_1034_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_3506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_3512_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_5_fu_1057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_3512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_fu_3518_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_6_fu_1080_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_3518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_fu_3524_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_7_fu_1103_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_3524_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_3530_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_8_fu_1126_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_3530_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_9_fu_3536_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_9_fu_1149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_3536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_fu_3542_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_10_fu_1962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_fu_3542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_11_fu_3548_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_11_fu_1965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_fu_3548_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_fu_3554_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_fu_1968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_fu_3554_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_13_fu_3560_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_13_fu_1971_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_3560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_fu_3566_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_14_fu_1974_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_fu_3566_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_3572_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_s_fu_1977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_3572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_15_fu_3578_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_15_fu_1980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_fu_3578_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_16_fu_3584_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_16_fu_1983_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_16_fu_3584_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_17_fu_3590_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_17_fu_1986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_fu_3590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_fu_3596_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_18_fu_1989_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_18_fu_3596_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component mp7wrapped_pfalgokbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mp7wrapped_pfalgokbM_U3041 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_fu_3482_p0,
        din1 => r_V_fu_3482_p1,
        dout => r_V_fu_3482_p2);

    mp7wrapped_pfalgokbM_U3042 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_fu_3488_p0,
        din1 => r_V_1_fu_3488_p1,
        dout => r_V_1_fu_3488_p2);

    mp7wrapped_pfalgokbM_U3043 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_2_fu_3494_p0,
        din1 => r_V_2_fu_3494_p1,
        dout => r_V_2_fu_3494_p2);

    mp7wrapped_pfalgokbM_U3044 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_3_fu_3500_p0,
        din1 => r_V_3_fu_3500_p1,
        dout => r_V_3_fu_3500_p2);

    mp7wrapped_pfalgokbM_U3045 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_4_fu_3506_p0,
        din1 => r_V_4_fu_3506_p1,
        dout => r_V_4_fu_3506_p2);

    mp7wrapped_pfalgokbM_U3046 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_5_fu_3512_p0,
        din1 => r_V_5_fu_3512_p1,
        dout => r_V_5_fu_3512_p2);

    mp7wrapped_pfalgokbM_U3047 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_6_fu_3518_p0,
        din1 => r_V_6_fu_3518_p1,
        dout => r_V_6_fu_3518_p2);

    mp7wrapped_pfalgokbM_U3048 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_7_fu_3524_p0,
        din1 => r_V_7_fu_3524_p1,
        dout => r_V_7_fu_3524_p2);

    mp7wrapped_pfalgokbM_U3049 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_8_fu_3530_p0,
        din1 => r_V_8_fu_3530_p1,
        dout => r_V_8_fu_3530_p2);

    mp7wrapped_pfalgokbM_U3050 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_9_fu_3536_p0,
        din1 => r_V_9_fu_3536_p1,
        dout => r_V_9_fu_3536_p2);

    mp7wrapped_pfalgokbM_U3051 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_10_fu_3542_p0,
        din1 => r_V_10_fu_3542_p1,
        dout => r_V_10_fu_3542_p2);

    mp7wrapped_pfalgokbM_U3052 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_11_fu_3548_p0,
        din1 => r_V_11_fu_3548_p1,
        dout => r_V_11_fu_3548_p2);

    mp7wrapped_pfalgokbM_U3053 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_12_fu_3554_p0,
        din1 => r_V_12_fu_3554_p1,
        dout => r_V_12_fu_3554_p2);

    mp7wrapped_pfalgokbM_U3054 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_13_fu_3560_p0,
        din1 => r_V_13_fu_3560_p1,
        dout => r_V_13_fu_3560_p2);

    mp7wrapped_pfalgokbM_U3055 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_14_fu_3566_p0,
        din1 => r_V_14_fu_3566_p1,
        dout => r_V_14_fu_3566_p2);

    mp7wrapped_pfalgokbM_U3056 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_s_fu_3572_p0,
        din1 => r_V_s_fu_3572_p1,
        dout => r_V_s_fu_3572_p2);

    mp7wrapped_pfalgokbM_U3057 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_15_fu_3578_p0,
        din1 => r_V_15_fu_3578_p1,
        dout => r_V_15_fu_3578_p2);

    mp7wrapped_pfalgokbM_U3058 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_16_fu_3584_p0,
        din1 => r_V_16_fu_3584_p1,
        dout => r_V_16_fu_3584_p2);

    mp7wrapped_pfalgokbM_U3059 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_17_fu_3590_p0,
        din1 => r_V_17_fu_3590_p1,
        dout => r_V_17_fu_3590_p2);

    mp7wrapped_pfalgokbM_U3060 : component mp7wrapped_pfalgokbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_18_fu_3596_p0,
        din1 => r_V_18_fu_3596_p1,
        dout => r_V_18_fu_3596_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_calo_0_hwEta_V_read <= calo_0_hwEta_V_read;
                ap_port_reg_calo_0_hwPhi_V_read <= calo_0_hwPhi_V_read;
                ap_port_reg_calo_10_hwEta_V_rea <= calo_10_hwEta_V_rea;
                ap_port_reg_calo_10_hwPhi_V_rea <= calo_10_hwPhi_V_rea;
                ap_port_reg_calo_10_hwPt_V_read <= calo_10_hwPt_V_read;
                ap_port_reg_calo_11_hwEta_V_rea <= calo_11_hwEta_V_rea;
                ap_port_reg_calo_11_hwPhi_V_rea <= calo_11_hwPhi_V_rea;
                ap_port_reg_calo_11_hwPt_V_read <= calo_11_hwPt_V_read;
                ap_port_reg_calo_12_hwEta_V_rea <= calo_12_hwEta_V_rea;
                ap_port_reg_calo_12_hwPhi_V_rea <= calo_12_hwPhi_V_rea;
                ap_port_reg_calo_12_hwPt_V_read <= calo_12_hwPt_V_read;
                ap_port_reg_calo_13_hwEta_V_rea <= calo_13_hwEta_V_rea;
                ap_port_reg_calo_13_hwPhi_V_rea <= calo_13_hwPhi_V_rea;
                ap_port_reg_calo_13_hwPt_V_read <= calo_13_hwPt_V_read;
                ap_port_reg_calo_14_hwEta_V_rea <= calo_14_hwEta_V_rea;
                ap_port_reg_calo_14_hwPhi_V_rea <= calo_14_hwPhi_V_rea;
                ap_port_reg_calo_14_hwPt_V_read <= calo_14_hwPt_V_read;
                ap_port_reg_calo_15_hwEta_V_rea <= calo_15_hwEta_V_rea;
                ap_port_reg_calo_15_hwPhi_V_rea <= calo_15_hwPhi_V_rea;
                ap_port_reg_calo_15_hwPt_V_read <= calo_15_hwPt_V_read;
                ap_port_reg_calo_16_hwEta_V_rea <= calo_16_hwEta_V_rea;
                ap_port_reg_calo_16_hwPhi_V_rea <= calo_16_hwPhi_V_rea;
                ap_port_reg_calo_16_hwPt_V_read <= calo_16_hwPt_V_read;
                ap_port_reg_calo_17_hwEta_V_rea <= calo_17_hwEta_V_rea;
                ap_port_reg_calo_17_hwPhi_V_rea <= calo_17_hwPhi_V_rea;
                ap_port_reg_calo_17_hwPt_V_read <= calo_17_hwPt_V_read;
                ap_port_reg_calo_18_hwEta_V_rea <= calo_18_hwEta_V_rea;
                ap_port_reg_calo_18_hwPhi_V_rea <= calo_18_hwPhi_V_rea;
                ap_port_reg_calo_18_hwPt_V_read <= calo_18_hwPt_V_read;
                ap_port_reg_calo_19_hwEta_V_rea <= calo_19_hwEta_V_rea;
                ap_port_reg_calo_19_hwPhi_V_rea <= calo_19_hwPhi_V_rea;
                ap_port_reg_calo_19_hwPt_V_read <= calo_19_hwPt_V_read;
                ap_port_reg_calo_1_hwEta_V_read <= calo_1_hwEta_V_read;
                ap_port_reg_calo_1_hwPhi_V_read <= calo_1_hwPhi_V_read;
                ap_port_reg_calo_2_hwEta_V_read <= calo_2_hwEta_V_read;
                ap_port_reg_calo_2_hwPhi_V_read <= calo_2_hwPhi_V_read;
                ap_port_reg_calo_3_hwEta_V_read <= calo_3_hwEta_V_read;
                ap_port_reg_calo_3_hwPhi_V_read <= calo_3_hwPhi_V_read;
                ap_port_reg_calo_4_hwEta_V_read <= calo_4_hwEta_V_read;
                ap_port_reg_calo_4_hwPhi_V_read <= calo_4_hwPhi_V_read;
                ap_port_reg_calo_5_hwEta_V_read <= calo_5_hwEta_V_read;
                ap_port_reg_calo_5_hwPhi_V_read <= calo_5_hwPhi_V_read;
                ap_port_reg_calo_6_hwEta_V_read <= calo_6_hwEta_V_read;
                ap_port_reg_calo_6_hwPhi_V_read <= calo_6_hwPhi_V_read;
                ap_port_reg_calo_7_hwEta_V_read <= calo_7_hwEta_V_read;
                ap_port_reg_calo_7_hwPhi_V_read <= calo_7_hwPhi_V_read;
                ap_port_reg_calo_8_hwEta_V_read <= calo_8_hwEta_V_read;
                ap_port_reg_calo_8_hwPhi_V_read <= calo_8_hwPhi_V_read;
                ap_port_reg_calo_9_hwEta_V_read <= calo_9_hwEta_V_read;
                ap_port_reg_calo_9_hwPhi_V_read <= calo_9_hwPhi_V_read;
                ap_port_reg_sumtk_10_V_read <= sumtk_10_V_read;
                ap_port_reg_sumtk_11_V_read <= sumtk_11_V_read;
                ap_port_reg_sumtk_12_V_read <= sumtk_12_V_read;
                ap_port_reg_sumtk_13_V_read <= sumtk_13_V_read;
                ap_port_reg_sumtk_14_V_read <= sumtk_14_V_read;
                ap_port_reg_sumtk_15_V_read <= sumtk_15_V_read;
                ap_port_reg_sumtk_16_V_read <= sumtk_16_V_read;
                ap_port_reg_sumtk_17_V_read <= sumtk_17_V_read;
                ap_port_reg_sumtk_18_V_read <= sumtk_18_V_read;
                ap_port_reg_sumtk_19_V_read <= sumtk_19_V_read;
                ap_port_reg_sumtkerr2_0_read <= sumtkerr2_0_read;
                ap_port_reg_sumtkerr2_10_read <= sumtkerr2_10_read;
                ap_port_reg_sumtkerr2_11_read <= sumtkerr2_11_read;
                ap_port_reg_sumtkerr2_12_read <= sumtkerr2_12_read;
                ap_port_reg_sumtkerr2_13_read <= sumtkerr2_13_read;
                ap_port_reg_sumtkerr2_14_read <= sumtkerr2_14_read;
                ap_port_reg_sumtkerr2_15_read <= sumtkerr2_15_read;
                ap_port_reg_sumtkerr2_16_read <= sumtkerr2_16_read;
                ap_port_reg_sumtkerr2_17_read <= sumtkerr2_17_read;
                ap_port_reg_sumtkerr2_18_read <= sumtkerr2_18_read;
                ap_port_reg_sumtkerr2_19_read <= sumtkerr2_19_read;
                ap_port_reg_sumtkerr2_1_read <= sumtkerr2_1_read;
                ap_port_reg_sumtkerr2_2_read <= sumtkerr2_2_read;
                ap_port_reg_sumtkerr2_3_read <= sumtkerr2_3_read;
                ap_port_reg_sumtkerr2_4_read <= sumtkerr2_4_read;
                ap_port_reg_sumtkerr2_5_read <= sumtkerr2_5_read;
                ap_port_reg_sumtkerr2_6_read <= sumtkerr2_6_read;
                ap_port_reg_sumtkerr2_7_read <= sumtkerr2_7_read;
                ap_port_reg_sumtkerr2_8_read <= sumtkerr2_8_read;
                ap_port_reg_sumtkerr2_9_read <= sumtkerr2_9_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                calo_0_hwEta_V_read_7_reg_3977 <= ap_port_reg_calo_0_hwEta_V_read;
                calo_0_hwEta_V_read_7_reg_3977_pp0_iter1_reg <= calo_0_hwEta_V_read_7_reg_3977;
                calo_0_hwPhi_V_read_7_reg_3877 <= ap_port_reg_calo_0_hwPhi_V_read;
                calo_0_hwPhi_V_read_7_reg_3877_pp0_iter1_reg <= calo_0_hwPhi_V_read_7_reg_3877;
                calo_10_hwEta_V_rea_6_reg_3927 <= ap_port_reg_calo_10_hwEta_V_rea;
                calo_10_hwEta_V_rea_6_reg_3927_pp0_iter1_reg <= calo_10_hwEta_V_rea_6_reg_3927;
                calo_10_hwPhi_V_rea_6_reg_3827 <= ap_port_reg_calo_10_hwPhi_V_rea;
                calo_10_hwPhi_V_rea_6_reg_3827_pp0_iter1_reg <= calo_10_hwPhi_V_rea_6_reg_3827;
                calo_10_hwPt_V_read_4_reg_4027 <= ap_port_reg_calo_10_hwPt_V_read;
                calo_11_hwEta_V_rea_6_reg_3922 <= ap_port_reg_calo_11_hwEta_V_rea;
                calo_11_hwEta_V_rea_6_reg_3922_pp0_iter1_reg <= calo_11_hwEta_V_rea_6_reg_3922;
                calo_11_hwPhi_V_rea_6_reg_3822 <= ap_port_reg_calo_11_hwPhi_V_rea;
                calo_11_hwPhi_V_rea_6_reg_3822_pp0_iter1_reg <= calo_11_hwPhi_V_rea_6_reg_3822;
                calo_11_hwPt_V_read_4_reg_4022 <= ap_port_reg_calo_11_hwPt_V_read;
                calo_12_hwEta_V_rea_6_reg_3917 <= ap_port_reg_calo_12_hwEta_V_rea;
                calo_12_hwEta_V_rea_6_reg_3917_pp0_iter1_reg <= calo_12_hwEta_V_rea_6_reg_3917;
                calo_12_hwPhi_V_rea_6_reg_3817 <= ap_port_reg_calo_12_hwPhi_V_rea;
                calo_12_hwPhi_V_rea_6_reg_3817_pp0_iter1_reg <= calo_12_hwPhi_V_rea_6_reg_3817;
                calo_12_hwPt_V_read_4_reg_4017 <= ap_port_reg_calo_12_hwPt_V_read;
                calo_13_hwEta_V_rea_6_reg_3912 <= ap_port_reg_calo_13_hwEta_V_rea;
                calo_13_hwEta_V_rea_6_reg_3912_pp0_iter1_reg <= calo_13_hwEta_V_rea_6_reg_3912;
                calo_13_hwPhi_V_rea_6_reg_3812 <= ap_port_reg_calo_13_hwPhi_V_rea;
                calo_13_hwPhi_V_rea_6_reg_3812_pp0_iter1_reg <= calo_13_hwPhi_V_rea_6_reg_3812;
                calo_13_hwPt_V_read_4_reg_4012 <= ap_port_reg_calo_13_hwPt_V_read;
                calo_14_hwEta_V_rea_6_reg_3907 <= ap_port_reg_calo_14_hwEta_V_rea;
                calo_14_hwEta_V_rea_6_reg_3907_pp0_iter1_reg <= calo_14_hwEta_V_rea_6_reg_3907;
                calo_14_hwPhi_V_rea_6_reg_3807 <= ap_port_reg_calo_14_hwPhi_V_rea;
                calo_14_hwPhi_V_rea_6_reg_3807_pp0_iter1_reg <= calo_14_hwPhi_V_rea_6_reg_3807;
                calo_14_hwPt_V_read_4_reg_4007 <= ap_port_reg_calo_14_hwPt_V_read;
                calo_15_hwEta_V_rea_2_reg_3902 <= ap_port_reg_calo_15_hwEta_V_rea;
                calo_15_hwEta_V_rea_2_reg_3902_pp0_iter1_reg <= calo_15_hwEta_V_rea_2_reg_3902;
                calo_15_hwPhi_V_rea_2_reg_3802 <= ap_port_reg_calo_15_hwPhi_V_rea;
                calo_15_hwPhi_V_rea_2_reg_3802_pp0_iter1_reg <= calo_15_hwPhi_V_rea_2_reg_3802;
                calo_15_hwPt_V_read_3_reg_4002 <= ap_port_reg_calo_15_hwPt_V_read;
                calo_16_hwEta_V_rea_2_reg_3897 <= ap_port_reg_calo_16_hwEta_V_rea;
                calo_16_hwEta_V_rea_2_reg_3897_pp0_iter1_reg <= calo_16_hwEta_V_rea_2_reg_3897;
                calo_16_hwPhi_V_rea_2_reg_3797 <= ap_port_reg_calo_16_hwPhi_V_rea;
                calo_16_hwPhi_V_rea_2_reg_3797_pp0_iter1_reg <= calo_16_hwPhi_V_rea_2_reg_3797;
                calo_16_hwPt_V_read_3_reg_3997 <= ap_port_reg_calo_16_hwPt_V_read;
                calo_17_hwEta_V_rea_2_reg_3892 <= ap_port_reg_calo_17_hwEta_V_rea;
                calo_17_hwEta_V_rea_2_reg_3892_pp0_iter1_reg <= calo_17_hwEta_V_rea_2_reg_3892;
                calo_17_hwPhi_V_rea_2_reg_3792 <= ap_port_reg_calo_17_hwPhi_V_rea;
                calo_17_hwPhi_V_rea_2_reg_3792_pp0_iter1_reg <= calo_17_hwPhi_V_rea_2_reg_3792;
                calo_17_hwPt_V_read_3_reg_3992 <= ap_port_reg_calo_17_hwPt_V_read;
                calo_18_hwEta_V_rea_2_reg_3887 <= ap_port_reg_calo_18_hwEta_V_rea;
                calo_18_hwEta_V_rea_2_reg_3887_pp0_iter1_reg <= calo_18_hwEta_V_rea_2_reg_3887;
                calo_18_hwPhi_V_rea_2_reg_3787 <= ap_port_reg_calo_18_hwPhi_V_rea;
                calo_18_hwPhi_V_rea_2_reg_3787_pp0_iter1_reg <= calo_18_hwPhi_V_rea_2_reg_3787;
                calo_18_hwPt_V_read_3_reg_3987 <= ap_port_reg_calo_18_hwPt_V_read;
                calo_19_hwEta_V_rea_2_reg_3882 <= ap_port_reg_calo_19_hwEta_V_rea;
                calo_19_hwEta_V_rea_2_reg_3882_pp0_iter1_reg <= calo_19_hwEta_V_rea_2_reg_3882;
                calo_19_hwPhi_V_rea_2_reg_3782 <= ap_port_reg_calo_19_hwPhi_V_rea;
                calo_19_hwPhi_V_rea_2_reg_3782_pp0_iter1_reg <= calo_19_hwPhi_V_rea_2_reg_3782;
                calo_19_hwPt_V_read_3_reg_3982 <= ap_port_reg_calo_19_hwPt_V_read;
                calo_1_hwEta_V_read_7_reg_3972 <= ap_port_reg_calo_1_hwEta_V_read;
                calo_1_hwEta_V_read_7_reg_3972_pp0_iter1_reg <= calo_1_hwEta_V_read_7_reg_3972;
                calo_1_hwPhi_V_read_7_reg_3872 <= ap_port_reg_calo_1_hwPhi_V_read;
                calo_1_hwPhi_V_read_7_reg_3872_pp0_iter1_reg <= calo_1_hwPhi_V_read_7_reg_3872;
                calo_2_hwEta_V_read_7_reg_3967 <= ap_port_reg_calo_2_hwEta_V_read;
                calo_2_hwEta_V_read_7_reg_3967_pp0_iter1_reg <= calo_2_hwEta_V_read_7_reg_3967;
                calo_2_hwPhi_V_read_7_reg_3867 <= ap_port_reg_calo_2_hwPhi_V_read;
                calo_2_hwPhi_V_read_7_reg_3867_pp0_iter1_reg <= calo_2_hwPhi_V_read_7_reg_3867;
                calo_3_hwEta_V_read_7_reg_3962 <= ap_port_reg_calo_3_hwEta_V_read;
                calo_3_hwEta_V_read_7_reg_3962_pp0_iter1_reg <= calo_3_hwEta_V_read_7_reg_3962;
                calo_3_hwPhi_V_read_7_reg_3862 <= ap_port_reg_calo_3_hwPhi_V_read;
                calo_3_hwPhi_V_read_7_reg_3862_pp0_iter1_reg <= calo_3_hwPhi_V_read_7_reg_3862;
                calo_4_hwEta_V_read_7_reg_3957 <= ap_port_reg_calo_4_hwEta_V_read;
                calo_4_hwEta_V_read_7_reg_3957_pp0_iter1_reg <= calo_4_hwEta_V_read_7_reg_3957;
                calo_4_hwPhi_V_read_7_reg_3857 <= ap_port_reg_calo_4_hwPhi_V_read;
                calo_4_hwPhi_V_read_7_reg_3857_pp0_iter1_reg <= calo_4_hwPhi_V_read_7_reg_3857;
                calo_5_hwEta_V_read_7_reg_3952 <= ap_port_reg_calo_5_hwEta_V_read;
                calo_5_hwEta_V_read_7_reg_3952_pp0_iter1_reg <= calo_5_hwEta_V_read_7_reg_3952;
                calo_5_hwPhi_V_read_7_reg_3852 <= ap_port_reg_calo_5_hwPhi_V_read;
                calo_5_hwPhi_V_read_7_reg_3852_pp0_iter1_reg <= calo_5_hwPhi_V_read_7_reg_3852;
                calo_6_hwEta_V_read_7_reg_3947 <= ap_port_reg_calo_6_hwEta_V_read;
                calo_6_hwEta_V_read_7_reg_3947_pp0_iter1_reg <= calo_6_hwEta_V_read_7_reg_3947;
                calo_6_hwPhi_V_read_7_reg_3847 <= ap_port_reg_calo_6_hwPhi_V_read;
                calo_6_hwPhi_V_read_7_reg_3847_pp0_iter1_reg <= calo_6_hwPhi_V_read_7_reg_3847;
                calo_7_hwEta_V_read_7_reg_3942 <= ap_port_reg_calo_7_hwEta_V_read;
                calo_7_hwEta_V_read_7_reg_3942_pp0_iter1_reg <= calo_7_hwEta_V_read_7_reg_3942;
                calo_7_hwPhi_V_read_7_reg_3842 <= ap_port_reg_calo_7_hwPhi_V_read;
                calo_7_hwPhi_V_read_7_reg_3842_pp0_iter1_reg <= calo_7_hwPhi_V_read_7_reg_3842;
                calo_8_hwEta_V_read_7_reg_3937 <= ap_port_reg_calo_8_hwEta_V_read;
                calo_8_hwEta_V_read_7_reg_3937_pp0_iter1_reg <= calo_8_hwEta_V_read_7_reg_3937;
                calo_8_hwPhi_V_read_7_reg_3837 <= ap_port_reg_calo_8_hwPhi_V_read;
                calo_8_hwPhi_V_read_7_reg_3837_pp0_iter1_reg <= calo_8_hwPhi_V_read_7_reg_3837;
                calo_9_hwEta_V_read_7_reg_3932 <= ap_port_reg_calo_9_hwEta_V_read;
                calo_9_hwEta_V_read_7_reg_3932_pp0_iter1_reg <= calo_9_hwEta_V_read_7_reg_3932;
                calo_9_hwPhi_V_read_7_reg_3832 <= ap_port_reg_calo_9_hwPhi_V_read;
                calo_9_hwPhi_V_read_7_reg_3832_pp0_iter1_reg <= calo_9_hwPhi_V_read_7_reg_3832;
                calopt_V_2_10_reg_4156 <= calopt_V_2_10_fu_1210_p2;
                calopt_V_2_11_reg_4174 <= calopt_V_2_11_fu_1242_p2;
                calopt_V_2_12_reg_4192 <= calopt_V_2_12_fu_1274_p2;
                calopt_V_2_13_reg_4210 <= calopt_V_2_13_fu_1306_p2;
                calopt_V_2_14_reg_4228 <= calopt_V_2_14_fu_1338_p2;
                calopt_V_2_15_reg_4246 <= calopt_V_2_15_fu_1370_p2;
                calopt_V_2_16_reg_4264 <= calopt_V_2_16_fu_1402_p2;
                calopt_V_2_17_reg_4282 <= calopt_V_2_17_fu_1434_p2;
                calopt_V_2_18_reg_4300 <= calopt_V_2_18_fu_1466_p2;
                calopt_V_2_s_reg_4138 <= calopt_V_2_s_fu_1178_p2;
                op2_assign_10_reg_4163 <= op2_assign_10_fu_1230_p2;
                op2_assign_11_reg_4181 <= op2_assign_11_fu_1262_p2;
                op2_assign_12_reg_4199 <= op2_assign_12_fu_1294_p2;
                op2_assign_13_reg_4217 <= op2_assign_13_fu_1326_p2;
                op2_assign_14_reg_4235 <= op2_assign_14_fu_1358_p2;
                op2_assign_15_reg_4253 <= op2_assign_15_fu_1390_p2;
                op2_assign_16_reg_4271 <= op2_assign_16_fu_1422_p2;
                op2_assign_17_reg_4289 <= op2_assign_17_fu_1454_p2;
                op2_assign_18_reg_4307 <= op2_assign_18_fu_1486_p2;
                op2_assign_s_reg_4145 <= op2_assign_s_fu_1198_p2;
                pfout_10_hwPt_V_wri_reg_4432 <= pfout_10_hwPt_V_wri_fu_2033_p3;
                pfout_11_hwPt_V_wri_reg_4439 <= pfout_11_hwPt_V_wri_fu_2080_p3;
                pfout_12_hwPt_V_wri_reg_4446 <= pfout_12_hwPt_V_wri_fu_2127_p3;
                pfout_13_hwPt_V_wri_reg_4453 <= pfout_13_hwPt_V_wri_fu_2174_p3;
                pfout_14_hwPt_V_wri_reg_4460 <= pfout_14_hwPt_V_wri_fu_2221_p3;
                pfout_15_hwPt_V_wri_reg_4467 <= pfout_15_hwPt_V_wri_fu_2268_p3;
                pfout_16_hwPt_V_wri_reg_4474 <= pfout_16_hwPt_V_wri_fu_2315_p3;
                pfout_17_hwPt_V_wri_reg_4481 <= pfout_17_hwPt_V_wri_fu_2362_p3;
                pfout_18_hwPt_V_wri_reg_4488 <= pfout_18_hwPt_V_wri_fu_2409_p3;
                pfout_19_hwPt_V_wri_reg_4495 <= pfout_19_hwPt_V_wri_fu_2456_p3;
                tmp_10_reg_4132 <= tmp_10_fu_1172_p2;
                tmp_11_reg_4150 <= tmp_11_fu_1204_p2;
                tmp_12_reg_4168 <= tmp_12_fu_1236_p2;
                tmp_13_reg_4186 <= tmp_13_fu_1268_p2;
                tmp_14_reg_4222 <= tmp_14_fu_1332_p2;
                tmp_15_reg_4240 <= tmp_15_fu_1364_p2;
                tmp_16_reg_4258 <= tmp_16_fu_1396_p2;
                tmp_17_reg_4276 <= tmp_17_fu_1428_p2;
                tmp_18_reg_4294 <= tmp_18_fu_1460_p2;
                tmp_s_63_reg_4204 <= tmp_s_63_fu_1300_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                calo_0_hwPt_V_read_4_reg_3647 <= calo_0_hwPt_V_read;
                calo_1_hwPt_V_read_4_reg_3642 <= calo_1_hwPt_V_read;
                calo_2_hwPt_V_read_4_reg_3637 <= calo_2_hwPt_V_read;
                calo_3_hwPt_V_read_4_reg_3632 <= calo_3_hwPt_V_read;
                calo_4_hwPt_V_read_4_reg_3627 <= calo_4_hwPt_V_read;
                calo_5_hwPt_V_read_4_reg_3622 <= calo_5_hwPt_V_read;
                calo_6_hwPt_V_read_4_reg_3617 <= calo_6_hwPt_V_read;
                calo_7_hwPt_V_read_4_reg_3612 <= calo_7_hwPt_V_read;
                calo_8_hwPt_V_read_4_reg_3607 <= calo_8_hwPt_V_read;
                calo_9_hwPt_V_read_4_reg_3602 <= calo_9_hwPt_V_read;
                calopt_V_2_1_reg_3671 <= calopt_V_2_1_fu_840_p2;
                calopt_V_2_2_reg_3684 <= calopt_V_2_2_fu_852_p2;
                calopt_V_2_3_reg_3697 <= calopt_V_2_3_fu_864_p2;
                calopt_V_2_4_reg_3710 <= calopt_V_2_4_fu_876_p2;
                calopt_V_2_5_reg_3723 <= calopt_V_2_5_fu_888_p2;
                calopt_V_2_6_reg_3736 <= calopt_V_2_6_fu_900_p2;
                calopt_V_2_7_reg_3749 <= calopt_V_2_7_fu_912_p2;
                calopt_V_2_8_reg_3762 <= calopt_V_2_8_fu_924_p2;
                calopt_V_2_9_reg_3775 <= calopt_V_2_9_fu_936_p2;
                calopt_V_2_reg_3658 <= calopt_V_2_fu_828_p2;
                pfout_0_hwPt_V_writ_reg_4312 <= pfout_0_hwPt_V_writ_fu_1533_p3;
                pfout_1_hwPt_V_writ_reg_4319 <= pfout_1_hwPt_V_writ_fu_1580_p3;
                pfout_2_hwPt_V_writ_reg_4326 <= pfout_2_hwPt_V_writ_fu_1627_p3;
                pfout_3_hwPt_V_writ_reg_4333 <= pfout_3_hwPt_V_writ_fu_1674_p3;
                pfout_4_hwPt_V_writ_reg_4340 <= pfout_4_hwPt_V_writ_fu_1721_p3;
                pfout_5_hwPt_V_writ_reg_4347 <= pfout_5_hwPt_V_writ_fu_1768_p3;
                pfout_6_hwPt_V_writ_reg_4354 <= pfout_6_hwPt_V_writ_fu_1815_p3;
                pfout_7_hwPt_V_writ_reg_4361 <= pfout_7_hwPt_V_writ_fu_1862_p3;
                pfout_8_hwPt_V_writ_reg_4368 <= pfout_8_hwPt_V_writ_fu_1909_p3;
                pfout_9_hwPt_V_writ_reg_4375 <= pfout_9_hwPt_V_writ_fu_1956_p3;
                tmp_1_reg_3665 <= tmp_1_fu_834_p2;
                tmp_2_reg_3678 <= tmp_2_fu_846_p2;
                tmp_3_reg_3691 <= tmp_3_fu_858_p2;
                tmp_4_reg_3704 <= tmp_4_fu_870_p2;
                tmp_5_reg_3717 <= tmp_5_fu_882_p2;
                tmp_6_reg_3730 <= tmp_6_fu_894_p2;
                tmp_7_reg_3743 <= tmp_7_fu_906_p2;
                tmp_8_reg_3756 <= tmp_8_fu_918_p2;
                tmp_9_reg_3769 <= tmp_9_fu_930_p2;
                tmp_s_reg_3652 <= tmp_s_fu_822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_1_reg_3665 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_1_reg_4047 <= op2_assign_1_fu_982_p2;
                r_V_1_reg_4042 <= r_V_1_fu_3488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_2_reg_3678 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_2_reg_4057 <= op2_assign_2_fu_1005_p2;
                r_V_2_reg_4052 <= r_V_2_fu_3494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_3_reg_3691 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_3_reg_4067 <= op2_assign_3_fu_1028_p2;
                r_V_3_reg_4062 <= r_V_3_fu_3500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_4_reg_3704 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_4_reg_4077 <= op2_assign_4_fu_1051_p2;
                r_V_4_reg_4072 <= r_V_4_fu_3506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_3717 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_5_reg_4087 <= op2_assign_5_fu_1074_p2;
                r_V_5_reg_4082 <= r_V_5_fu_3512_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_6_reg_3730 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_6_reg_4097 <= op2_assign_6_fu_1097_p2;
                r_V_6_reg_4092 <= r_V_6_fu_3518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_7_reg_3743 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_7_reg_4107 <= op2_assign_7_fu_1120_p2;
                r_V_7_reg_4102 <= r_V_7_fu_3524_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_8_reg_3756 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_8_reg_4117 <= op2_assign_8_fu_1143_p2;
                r_V_8_reg_4112 <= r_V_8_fu_3530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_9_reg_3769 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_9_reg_4127 <= op2_assign_9_fu_1166_p2;
                r_V_9_reg_4122 <= r_V_9_fu_3536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_s_reg_3652 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                op2_assign_reg_4037 <= op2_assign_fu_959_p2;
                r_V_reg_4032 <= r_V_fu_3482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_10_reg_4132 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_10_reg_4382 <= r_V_10_fu_3542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_4150 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_11_reg_4387 <= r_V_11_fu_3548_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_12_reg_4168 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_12_reg_4392 <= r_V_12_fu_3554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_4186 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_13_reg_4397 <= r_V_13_fu_3560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_63_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_14_reg_4402 <= r_V_14_fu_3566_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_15_reg_4240 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_15_reg_4412 <= r_V_15_fu_3578_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_16_reg_4258 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_16_reg_4417 <= r_V_16_fu_3584_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_reg_4276 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_17_reg_4422 <= r_V_17_fu_3590_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_18_reg_4294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_18_reg_4427 <= r_V_18_fu_3596_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_14_reg_4222 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_s_reg_4407 <= r_V_s_fu_3572_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= pfout_0_hwPt_V_writ_reg_4312;
    ap_return_1 <= pfout_1_hwPt_V_writ_reg_4319;
    ap_return_10 <= pfout_10_hwPt_V_wri_reg_4432;
    ap_return_11 <= pfout_11_hwPt_V_wri_reg_4439;
    ap_return_12 <= pfout_12_hwPt_V_wri_reg_4446;
    ap_return_13 <= pfout_13_hwPt_V_wri_reg_4453;
    ap_return_14 <= pfout_14_hwPt_V_wri_reg_4460;
    ap_return_15 <= pfout_15_hwPt_V_wri_reg_4467;
    ap_return_16 <= pfout_16_hwPt_V_wri_reg_4474;
    ap_return_17 <= pfout_17_hwPt_V_wri_reg_4481;
    ap_return_18 <= pfout_18_hwPt_V_wri_reg_4488;
    ap_return_19 <= pfout_19_hwPt_V_wri_reg_4495;
    ap_return_2 <= pfout_2_hwPt_V_writ_reg_4326;
    ap_return_20 <= calo_0_hwEta_V_read_2_fu_2467_p3;
    ap_return_21 <= calo_1_hwEta_V_read_2_fu_2495_p3;
    ap_return_22 <= calo_2_hwEta_V_read_2_fu_2523_p3;
    ap_return_23 <= calo_3_hwEta_V_read_2_fu_2551_p3;
    ap_return_24 <= calo_4_hwEta_V_read_2_fu_2579_p3;
    ap_return_25 <= calo_5_hwEta_V_read_2_fu_2607_p3;
    ap_return_26 <= calo_6_hwEta_V_read_2_fu_2635_p3;
    ap_return_27 <= calo_7_hwEta_V_read_2_fu_2663_p3;
    ap_return_28 <= calo_8_hwEta_V_read_2_fu_2691_p3;
    ap_return_29 <= calo_9_hwEta_V_read_2_fu_2719_p3;
    ap_return_3 <= pfout_3_hwPt_V_writ_reg_4333;
    ap_return_30 <= calo_10_hwEta_V_rea_2_fu_2747_p3;
    ap_return_31 <= calo_11_hwEta_V_rea_2_fu_2775_p3;
    ap_return_32 <= calo_12_hwEta_V_rea_2_fu_2803_p3;
    ap_return_33 <= calo_13_hwEta_V_rea_2_fu_2831_p3;
    ap_return_34 <= calo_14_hwEta_V_rea_2_fu_2859_p3;
    ap_return_35 <= calo_15_hwEta_V_rea_1_fu_2887_p3;
    ap_return_36 <= calo_16_hwEta_V_rea_1_fu_2915_p3;
    ap_return_37 <= calo_17_hwEta_V_rea_1_fu_2943_p3;
    ap_return_38 <= calo_18_hwEta_V_rea_1_fu_2971_p3;
    ap_return_39 <= calo_19_hwEta_V_rea_1_fu_2999_p3;
    ap_return_4 <= pfout_4_hwPt_V_writ_reg_4340;
    ap_return_40 <= calo_0_hwPhi_V_read_2_fu_2474_p3;
    ap_return_41 <= calo_1_hwPhi_V_read_2_fu_2502_p3;
    ap_return_42 <= calo_2_hwPhi_V_read_2_fu_2530_p3;
    ap_return_43 <= calo_3_hwPhi_V_read_2_fu_2558_p3;
    ap_return_44 <= calo_4_hwPhi_V_read_2_fu_2586_p3;
    ap_return_45 <= calo_5_hwPhi_V_read_2_fu_2614_p3;
    ap_return_46 <= calo_6_hwPhi_V_read_2_fu_2642_p3;
    ap_return_47 <= calo_7_hwPhi_V_read_2_fu_2670_p3;
    ap_return_48 <= calo_8_hwPhi_V_read_2_fu_2698_p3;
    ap_return_49 <= calo_9_hwPhi_V_read_2_fu_2726_p3;
    ap_return_5 <= pfout_5_hwPt_V_writ_reg_4347;
    ap_return_50 <= calo_10_hwPhi_V_rea_2_fu_2754_p3;
    ap_return_51 <= calo_11_hwPhi_V_rea_2_fu_2782_p3;
    ap_return_52 <= calo_12_hwPhi_V_rea_2_fu_2810_p3;
    ap_return_53 <= calo_13_hwPhi_V_rea_2_fu_2838_p3;
    ap_return_54 <= calo_14_hwPhi_V_rea_2_fu_2866_p3;
    ap_return_55 <= calo_15_hwPhi_V_rea_1_fu_2894_p3;
    ap_return_56 <= calo_16_hwPhi_V_rea_1_fu_2922_p3;
    ap_return_57 <= calo_17_hwPhi_V_rea_1_fu_2950_p3;
    ap_return_58 <= calo_18_hwPhi_V_rea_1_fu_2978_p3;
    ap_return_59 <= calo_19_hwPhi_V_rea_1_fu_3006_p3;
    ap_return_6 <= pfout_6_hwPt_V_writ_reg_4354;
    ap_return_60 <= pfout_0_hwId_V_writ_fu_2486_p1;
    ap_return_61 <= pfout_1_hwId_V_writ_fu_2514_p1;
    ap_return_62 <= pfout_2_hwId_V_writ_fu_2542_p1;
    ap_return_63 <= pfout_3_hwId_V_writ_fu_2570_p1;
    ap_return_64 <= pfout_4_hwId_V_writ_fu_2598_p1;
    ap_return_65 <= pfout_5_hwId_V_writ_fu_2626_p1;
    ap_return_66 <= pfout_6_hwId_V_writ_fu_2654_p1;
    ap_return_67 <= pfout_7_hwId_V_writ_fu_2682_p1;
    ap_return_68 <= pfout_8_hwId_V_writ_fu_2710_p1;
    ap_return_69 <= pfout_9_hwId_V_writ_fu_2738_p1;
    ap_return_7 <= pfout_7_hwPt_V_writ_reg_4361;
    ap_return_70 <= pfout_10_hwId_V_wri_fu_2766_p1;
    ap_return_71 <= pfout_11_hwId_V_wri_fu_2794_p1;
    ap_return_72 <= pfout_12_hwId_V_wri_fu_2822_p1;
    ap_return_73 <= pfout_13_hwId_V_wri_fu_2850_p1;
    ap_return_74 <= pfout_14_hwId_V_wri_fu_2878_p1;
    ap_return_75 <= pfout_15_hwId_V_wri_fu_2906_p1;
    ap_return_76 <= pfout_16_hwId_V_wri_fu_2934_p1;
    ap_return_77 <= pfout_17_hwId_V_wri_fu_2962_p1;
    ap_return_78 <= pfout_18_hwId_V_wri_fu_2990_p1;
    ap_return_79 <= pfout_19_hwId_V_wri_fu_3018_p1;
    ap_return_8 <= pfout_8_hwPt_V_writ_reg_4368;
    ap_return_9 <= pfout_9_hwPt_V_writ_reg_4375;
    calo_0_hwEta_V_read_2_fu_2467_p3 <= 
        ap_const_lv10_0 when (tmp_25_fu_2462_p2(0) = '1') else 
        calo_0_hwEta_V_read_7_reg_3977_pp0_iter1_reg;
    calo_0_hwPhi_V_read_2_fu_2474_p3 <= 
        ap_const_lv10_0 when (tmp_25_fu_2462_p2(0) = '1') else 
        calo_0_hwPhi_V_read_7_reg_3877_pp0_iter1_reg;
    calo_10_hwEta_V_rea_2_fu_2747_p3 <= 
        ap_const_lv10_0 when (tmp_33_s_fu_2742_p2(0) = '1') else 
        calo_10_hwEta_V_rea_6_reg_3927_pp0_iter1_reg;
    calo_10_hwPhi_V_rea_2_fu_2754_p3 <= 
        ap_const_lv10_0 when (tmp_33_s_fu_2742_p2(0) = '1') else 
        calo_10_hwPhi_V_rea_6_reg_3827_pp0_iter1_reg;
    calo_11_hwEta_V_rea_2_fu_2775_p3 <= 
        ap_const_lv10_0 when (tmp_33_10_fu_2770_p2(0) = '1') else 
        calo_11_hwEta_V_rea_6_reg_3922_pp0_iter1_reg;
    calo_11_hwPhi_V_rea_2_fu_2782_p3 <= 
        ap_const_lv10_0 when (tmp_33_10_fu_2770_p2(0) = '1') else 
        calo_11_hwPhi_V_rea_6_reg_3822_pp0_iter1_reg;
    calo_12_hwEta_V_rea_2_fu_2803_p3 <= 
        ap_const_lv10_0 when (tmp_33_11_fu_2798_p2(0) = '1') else 
        calo_12_hwEta_V_rea_6_reg_3917_pp0_iter1_reg;
    calo_12_hwPhi_V_rea_2_fu_2810_p3 <= 
        ap_const_lv10_0 when (tmp_33_11_fu_2798_p2(0) = '1') else 
        calo_12_hwPhi_V_rea_6_reg_3817_pp0_iter1_reg;
    calo_13_hwEta_V_rea_2_fu_2831_p3 <= 
        ap_const_lv10_0 when (tmp_33_12_fu_2826_p2(0) = '1') else 
        calo_13_hwEta_V_rea_6_reg_3912_pp0_iter1_reg;
    calo_13_hwPhi_V_rea_2_fu_2838_p3 <= 
        ap_const_lv10_0 when (tmp_33_12_fu_2826_p2(0) = '1') else 
        calo_13_hwPhi_V_rea_6_reg_3812_pp0_iter1_reg;
    calo_14_hwEta_V_rea_2_fu_2859_p3 <= 
        ap_const_lv10_0 when (tmp_33_13_fu_2854_p2(0) = '1') else 
        calo_14_hwEta_V_rea_6_reg_3907_pp0_iter1_reg;
    calo_14_hwPhi_V_rea_2_fu_2866_p3 <= 
        ap_const_lv10_0 when (tmp_33_13_fu_2854_p2(0) = '1') else 
        calo_14_hwPhi_V_rea_6_reg_3807_pp0_iter1_reg;
    calo_15_hwEta_V_rea_1_fu_2887_p3 <= 
        ap_const_lv10_0 when (tmp_33_14_fu_2882_p2(0) = '1') else 
        calo_15_hwEta_V_rea_2_reg_3902_pp0_iter1_reg;
    calo_15_hwPhi_V_rea_1_fu_2894_p3 <= 
        ap_const_lv10_0 when (tmp_33_14_fu_2882_p2(0) = '1') else 
        calo_15_hwPhi_V_rea_2_reg_3802_pp0_iter1_reg;
    calo_16_hwEta_V_rea_1_fu_2915_p3 <= 
        ap_const_lv10_0 when (tmp_33_15_fu_2910_p2(0) = '1') else 
        calo_16_hwEta_V_rea_2_reg_3897_pp0_iter1_reg;
    calo_16_hwPhi_V_rea_1_fu_2922_p3 <= 
        ap_const_lv10_0 when (tmp_33_15_fu_2910_p2(0) = '1') else 
        calo_16_hwPhi_V_rea_2_reg_3797_pp0_iter1_reg;
    calo_17_hwEta_V_rea_1_fu_2943_p3 <= 
        ap_const_lv10_0 when (tmp_33_16_fu_2938_p2(0) = '1') else 
        calo_17_hwEta_V_rea_2_reg_3892_pp0_iter1_reg;
    calo_17_hwPhi_V_rea_1_fu_2950_p3 <= 
        ap_const_lv10_0 when (tmp_33_16_fu_2938_p2(0) = '1') else 
        calo_17_hwPhi_V_rea_2_reg_3792_pp0_iter1_reg;
    calo_18_hwEta_V_rea_1_fu_2971_p3 <= 
        ap_const_lv10_0 when (tmp_33_17_fu_2966_p2(0) = '1') else 
        calo_18_hwEta_V_rea_2_reg_3887_pp0_iter1_reg;
    calo_18_hwPhi_V_rea_1_fu_2978_p3 <= 
        ap_const_lv10_0 when (tmp_33_17_fu_2966_p2(0) = '1') else 
        calo_18_hwPhi_V_rea_2_reg_3787_pp0_iter1_reg;
    calo_19_hwEta_V_rea_1_fu_2999_p3 <= 
        ap_const_lv10_0 when (tmp_33_18_fu_2994_p2(0) = '1') else 
        calo_19_hwEta_V_rea_2_reg_3882_pp0_iter1_reg;
    calo_19_hwPhi_V_rea_1_fu_3006_p3 <= 
        ap_const_lv10_0 when (tmp_33_18_fu_2994_p2(0) = '1') else 
        calo_19_hwPhi_V_rea_2_reg_3782_pp0_iter1_reg;
    calo_1_hwEta_V_read_2_fu_2495_p3 <= 
        ap_const_lv10_0 when (tmp_33_1_fu_2490_p2(0) = '1') else 
        calo_1_hwEta_V_read_7_reg_3972_pp0_iter1_reg;
    calo_1_hwPhi_V_read_2_fu_2502_p3 <= 
        ap_const_lv10_0 when (tmp_33_1_fu_2490_p2(0) = '1') else 
        calo_1_hwPhi_V_read_7_reg_3872_pp0_iter1_reg;
    calo_2_hwEta_V_read_2_fu_2523_p3 <= 
        ap_const_lv10_0 when (tmp_33_2_fu_2518_p2(0) = '1') else 
        calo_2_hwEta_V_read_7_reg_3967_pp0_iter1_reg;
    calo_2_hwPhi_V_read_2_fu_2530_p3 <= 
        ap_const_lv10_0 when (tmp_33_2_fu_2518_p2(0) = '1') else 
        calo_2_hwPhi_V_read_7_reg_3867_pp0_iter1_reg;
    calo_3_hwEta_V_read_2_fu_2551_p3 <= 
        ap_const_lv10_0 when (tmp_33_3_fu_2546_p2(0) = '1') else 
        calo_3_hwEta_V_read_7_reg_3962_pp0_iter1_reg;
    calo_3_hwPhi_V_read_2_fu_2558_p3 <= 
        ap_const_lv10_0 when (tmp_33_3_fu_2546_p2(0) = '1') else 
        calo_3_hwPhi_V_read_7_reg_3862_pp0_iter1_reg;
    calo_4_hwEta_V_read_2_fu_2579_p3 <= 
        ap_const_lv10_0 when (tmp_33_4_fu_2574_p2(0) = '1') else 
        calo_4_hwEta_V_read_7_reg_3957_pp0_iter1_reg;
    calo_4_hwPhi_V_read_2_fu_2586_p3 <= 
        ap_const_lv10_0 when (tmp_33_4_fu_2574_p2(0) = '1') else 
        calo_4_hwPhi_V_read_7_reg_3857_pp0_iter1_reg;
    calo_5_hwEta_V_read_2_fu_2607_p3 <= 
        ap_const_lv10_0 when (tmp_33_5_fu_2602_p2(0) = '1') else 
        calo_5_hwEta_V_read_7_reg_3952_pp0_iter1_reg;
    calo_5_hwPhi_V_read_2_fu_2614_p3 <= 
        ap_const_lv10_0 when (tmp_33_5_fu_2602_p2(0) = '1') else 
        calo_5_hwPhi_V_read_7_reg_3852_pp0_iter1_reg;
    calo_6_hwEta_V_read_2_fu_2635_p3 <= 
        ap_const_lv10_0 when (tmp_33_6_fu_2630_p2(0) = '1') else 
        calo_6_hwEta_V_read_7_reg_3947_pp0_iter1_reg;
    calo_6_hwPhi_V_read_2_fu_2642_p3 <= 
        ap_const_lv10_0 when (tmp_33_6_fu_2630_p2(0) = '1') else 
        calo_6_hwPhi_V_read_7_reg_3847_pp0_iter1_reg;
    calo_7_hwEta_V_read_2_fu_2663_p3 <= 
        ap_const_lv10_0 when (tmp_33_7_fu_2658_p2(0) = '1') else 
        calo_7_hwEta_V_read_7_reg_3942_pp0_iter1_reg;
    calo_7_hwPhi_V_read_2_fu_2670_p3 <= 
        ap_const_lv10_0 when (tmp_33_7_fu_2658_p2(0) = '1') else 
        calo_7_hwPhi_V_read_7_reg_3842_pp0_iter1_reg;
    calo_8_hwEta_V_read_2_fu_2691_p3 <= 
        ap_const_lv10_0 when (tmp_33_8_fu_2686_p2(0) = '1') else 
        calo_8_hwEta_V_read_7_reg_3937_pp0_iter1_reg;
    calo_8_hwPhi_V_read_2_fu_2698_p3 <= 
        ap_const_lv10_0 when (tmp_33_8_fu_2686_p2(0) = '1') else 
        calo_8_hwPhi_V_read_7_reg_3837_pp0_iter1_reg;
    calo_9_hwEta_V_read_2_fu_2719_p3 <= 
        ap_const_lv10_0 when (tmp_33_9_fu_2714_p2(0) = '1') else 
        calo_9_hwEta_V_read_7_reg_3932_pp0_iter1_reg;
    calo_9_hwPhi_V_read_2_fu_2726_p3 <= 
        ap_const_lv10_0 when (tmp_33_9_fu_2714_p2(0) = '1') else 
        calo_9_hwPhi_V_read_7_reg_3832_pp0_iter1_reg;
    calopt_V_2_10_fu_1210_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_11_hwPt_V_read) - unsigned(ap_port_reg_sumtk_11_V_read));
    calopt_V_2_11_fu_1242_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_12_hwPt_V_read) - unsigned(ap_port_reg_sumtk_12_V_read));
    calopt_V_2_12_fu_1274_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_13_hwPt_V_read) - unsigned(ap_port_reg_sumtk_13_V_read));
    calopt_V_2_13_fu_1306_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_14_hwPt_V_read) - unsigned(ap_port_reg_sumtk_14_V_read));
    calopt_V_2_14_fu_1338_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_15_hwPt_V_read) - unsigned(ap_port_reg_sumtk_15_V_read));
    calopt_V_2_15_fu_1370_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_16_hwPt_V_read) - unsigned(ap_port_reg_sumtk_16_V_read));
    calopt_V_2_16_fu_1402_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_17_hwPt_V_read) - unsigned(ap_port_reg_sumtk_17_V_read));
    calopt_V_2_17_fu_1434_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_18_hwPt_V_read) - unsigned(ap_port_reg_sumtk_18_V_read));
    calopt_V_2_18_fu_1466_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_19_hwPt_V_read) - unsigned(ap_port_reg_sumtk_19_V_read));
    calopt_V_2_1_fu_840_p2 <= std_logic_vector(unsigned(calo_1_hwPt_V_read) - unsigned(sumtk_1_V_read));
    calopt_V_2_2_fu_852_p2 <= std_logic_vector(unsigned(calo_2_hwPt_V_read) - unsigned(sumtk_2_V_read));
    calopt_V_2_3_fu_864_p2 <= std_logic_vector(unsigned(calo_3_hwPt_V_read) - unsigned(sumtk_3_V_read));
    calopt_V_2_4_fu_876_p2 <= std_logic_vector(unsigned(calo_4_hwPt_V_read) - unsigned(sumtk_4_V_read));
    calopt_V_2_5_fu_888_p2 <= std_logic_vector(unsigned(calo_5_hwPt_V_read) - unsigned(sumtk_5_V_read));
    calopt_V_2_6_fu_900_p2 <= std_logic_vector(unsigned(calo_6_hwPt_V_read) - unsigned(sumtk_6_V_read));
    calopt_V_2_7_fu_912_p2 <= std_logic_vector(unsigned(calo_7_hwPt_V_read) - unsigned(sumtk_7_V_read));
    calopt_V_2_8_fu_924_p2 <= std_logic_vector(unsigned(calo_8_hwPt_V_read) - unsigned(sumtk_8_V_read));
    calopt_V_2_9_fu_936_p2 <= std_logic_vector(unsigned(calo_9_hwPt_V_read) - unsigned(sumtk_9_V_read));
    calopt_V_2_fu_828_p2 <= std_logic_vector(unsigned(calo_0_hwPt_V_read) - unsigned(sumtk_0_V_read));
    calopt_V_2_s_fu_1178_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_10_hwPt_V_read) - unsigned(ap_port_reg_sumtk_10_V_read));
    lhs_V_10_fu_1962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_s_reg_4138),32));
    lhs_V_11_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_10_reg_4156),32));
    lhs_V_12_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_11_reg_4174),32));
    lhs_V_13_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_12_reg_4192),32));
    lhs_V_14_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_13_reg_4210),32));
    lhs_V_15_fu_1980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_15_reg_4246),32));
    lhs_V_16_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_16_reg_4264),32));
    lhs_V_17_fu_1986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_17_reg_4282),32));
    lhs_V_18_fu_1989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_18_reg_4300),32));
    lhs_V_1_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_1_reg_3671),32));
    lhs_V_2_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_2_reg_3684),32));
    lhs_V_3_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_3_reg_3697),32));
    lhs_V_4_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_4_reg_3710),32));
    lhs_V_5_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_5_reg_3723),32));
    lhs_V_6_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_6_reg_3736),32));
    lhs_V_7_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_7_reg_3749),32));
    lhs_V_8_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_8_reg_3762),32));
    lhs_V_9_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_9_reg_3775),32));
    lhs_V_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_reg_3658),32));
    lhs_V_s_fu_1977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calopt_V_2_14_reg_4228),32));
    op2_assign_10_fu_1230_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_11_read) + unsigned(tmp_31_10_fu_1226_p1));
    op2_assign_11_fu_1262_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_12_read) + unsigned(tmp_31_11_fu_1258_p1));
    op2_assign_12_fu_1294_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_13_read) + unsigned(tmp_31_12_fu_1290_p1));
    op2_assign_13_fu_1326_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_14_read) + unsigned(tmp_31_13_fu_1322_p1));
    op2_assign_14_fu_1358_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_15_read) + unsigned(tmp_31_14_fu_1354_p1));
    op2_assign_15_fu_1390_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_16_read) + unsigned(tmp_31_15_fu_1386_p1));
    op2_assign_16_fu_1422_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_17_read) + unsigned(tmp_31_16_fu_1418_p1));
    op2_assign_17_fu_1454_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_18_read) + unsigned(tmp_31_17_fu_1450_p1));
    op2_assign_18_fu_1486_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_19_read) + unsigned(tmp_31_18_fu_1482_p1));
    op2_assign_1_fu_982_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_1_read) + unsigned(tmp_31_1_fu_978_p1));
    op2_assign_2_fu_1005_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_2_read) + unsigned(tmp_31_2_fu_1001_p1));
    op2_assign_3_fu_1028_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_3_read) + unsigned(tmp_31_3_fu_1024_p1));
    op2_assign_4_fu_1051_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_4_read) + unsigned(tmp_31_4_fu_1047_p1));
    op2_assign_5_fu_1074_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_5_read) + unsigned(tmp_31_5_fu_1070_p1));
    op2_assign_6_fu_1097_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_6_read) + unsigned(tmp_31_6_fu_1093_p1));
    op2_assign_7_fu_1120_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_7_read) + unsigned(tmp_31_7_fu_1116_p1));
    op2_assign_8_fu_1143_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_8_read) + unsigned(tmp_31_8_fu_1139_p1));
    op2_assign_9_fu_1166_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_9_read) + unsigned(tmp_31_9_fu_1162_p1));
    op2_assign_fu_959_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_0_read) + unsigned(tmp_23_fu_955_p1));
    op2_assign_s_fu_1198_p2 <= std_logic_vector(unsigned(ap_port_reg_sumtkerr2_10_read) + unsigned(tmp_31_s_fu_1194_p1));
    pfout_0_hwId_V_writ_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2481_p2),3));
    pfout_0_hwPt_V_writ_fu_1533_p3 <= 
        calo_0_hwPt_V_read_4_reg_3647 when (tmp_s_reg_3652(0) = '1') else 
        sel_tmp3_cast_fu_1529_p1;
    pfout_10_hwId_V_wri_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_s_fu_2761_p2),3));
    pfout_10_hwPt_V_wri_fu_2033_p3 <= 
        calo_10_hwPt_V_read_4_reg_4027 when (tmp_10_reg_4132(0) = '1') else 
        sel_tmp53_cast_fu_2029_p1;
    pfout_11_hwId_V_wri_fu_2794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_10_fu_2789_p2),3));
    pfout_11_hwPt_V_wri_fu_2080_p3 <= 
        calo_11_hwPt_V_read_4_reg_4022 when (tmp_11_reg_4150(0) = '1') else 
        sel_tmp58_cast_fu_2076_p1;
    pfout_12_hwId_V_wri_fu_2822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_11_fu_2817_p2),3));
    pfout_12_hwPt_V_wri_fu_2127_p3 <= 
        calo_12_hwPt_V_read_4_reg_4017 when (tmp_12_reg_4168(0) = '1') else 
        sel_tmp63_cast_fu_2123_p1;
    pfout_13_hwId_V_wri_fu_2850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_12_fu_2845_p2),3));
    pfout_13_hwPt_V_wri_fu_2174_p3 <= 
        calo_13_hwPt_V_read_4_reg_4012 when (tmp_13_reg_4186(0) = '1') else 
        sel_tmp68_cast_fu_2170_p1;
    pfout_14_hwId_V_wri_fu_2878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_13_fu_2873_p2),3));
    pfout_14_hwPt_V_wri_fu_2221_p3 <= 
        calo_14_hwPt_V_read_4_reg_4007 when (tmp_s_63_reg_4204(0) = '1') else 
        sel_tmp73_cast_fu_2217_p1;
    pfout_15_hwId_V_wri_fu_2906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_14_fu_2901_p2),3));
    pfout_15_hwPt_V_wri_fu_2268_p3 <= 
        calo_15_hwPt_V_read_3_reg_4002 when (tmp_14_reg_4222(0) = '1') else 
        sel_tmp78_cast_fu_2264_p1;
    pfout_16_hwId_V_wri_fu_2934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_15_fu_2929_p2),3));
    pfout_16_hwPt_V_wri_fu_2315_p3 <= 
        calo_16_hwPt_V_read_3_reg_3997 when (tmp_15_reg_4240(0) = '1') else 
        sel_tmp83_cast_fu_2311_p1;
    pfout_17_hwId_V_wri_fu_2962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_16_fu_2957_p2),3));
    pfout_17_hwPt_V_wri_fu_2362_p3 <= 
        calo_17_hwPt_V_read_3_reg_3992 when (tmp_16_reg_4258(0) = '1') else 
        sel_tmp88_cast_fu_2358_p1;
    pfout_18_hwId_V_wri_fu_2990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_17_fu_2985_p2),3));
    pfout_18_hwPt_V_wri_fu_2409_p3 <= 
        calo_18_hwPt_V_read_3_reg_3987 when (tmp_17_reg_4276(0) = '1') else 
        sel_tmp93_cast_fu_2405_p1;
    pfout_19_hwId_V_wri_fu_3018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_18_fu_3013_p2),3));
    pfout_19_hwPt_V_wri_fu_2456_p3 <= 
        calo_19_hwPt_V_read_3_reg_3982 when (tmp_18_reg_4294(0) = '1') else 
        sel_tmp98_cast_fu_2452_p1;
    pfout_1_hwId_V_writ_fu_2514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_1_fu_2509_p2),3));
    pfout_1_hwPt_V_writ_fu_1580_p3 <= 
        calo_1_hwPt_V_read_4_reg_3642 when (tmp_1_reg_3665(0) = '1') else 
        sel_tmp8_cast_fu_1576_p1;
    pfout_2_hwId_V_writ_fu_2542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_2_fu_2537_p2),3));
    pfout_2_hwPt_V_writ_fu_1627_p3 <= 
        calo_2_hwPt_V_read_4_reg_3637 when (tmp_2_reg_3678(0) = '1') else 
        sel_tmp13_cast_fu_1623_p1;
    pfout_3_hwId_V_writ_fu_2570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_3_fu_2565_p2),3));
    pfout_3_hwPt_V_writ_fu_1674_p3 <= 
        calo_3_hwPt_V_read_4_reg_3632 when (tmp_3_reg_3691(0) = '1') else 
        sel_tmp18_cast_fu_1670_p1;
    pfout_4_hwId_V_writ_fu_2598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_4_fu_2593_p2),3));
    pfout_4_hwPt_V_writ_fu_1721_p3 <= 
        calo_4_hwPt_V_read_4_reg_3627 when (tmp_4_reg_3704(0) = '1') else 
        sel_tmp23_cast_fu_1717_p1;
    pfout_5_hwId_V_writ_fu_2626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_5_fu_2621_p2),3));
    pfout_5_hwPt_V_writ_fu_1768_p3 <= 
        calo_5_hwPt_V_read_4_reg_3622 when (tmp_5_reg_3717(0) = '1') else 
        sel_tmp28_cast_fu_1764_p1;
    pfout_6_hwId_V_writ_fu_2654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_6_fu_2649_p2),3));
    pfout_6_hwPt_V_writ_fu_1815_p3 <= 
        calo_6_hwPt_V_read_4_reg_3617 when (tmp_6_reg_3730(0) = '1') else 
        sel_tmp33_cast_fu_1811_p1;
    pfout_7_hwId_V_writ_fu_2682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_7_fu_2677_p2),3));
    pfout_7_hwPt_V_writ_fu_1862_p3 <= 
        calo_7_hwPt_V_read_4_reg_3612 when (tmp_7_reg_3743(0) = '1') else 
        sel_tmp38_cast_fu_1858_p1;
    pfout_8_hwId_V_writ_fu_2710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_8_fu_2705_p2),3));
    pfout_8_hwPt_V_writ_fu_1909_p3 <= 
        calo_8_hwPt_V_read_4_reg_3607 when (tmp_8_reg_3756(0) = '1') else 
        sel_tmp43_cast_fu_1905_p1;
    pfout_9_hwId_V_writ_fu_2738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_9_fu_2733_p2),3));
    pfout_9_hwPt_V_writ_fu_1956_p3 <= 
        calo_9_hwPt_V_read_4_reg_3602 when (tmp_9_reg_3769(0) = '1') else 
        sel_tmp48_cast_fu_1952_p1;
    r_V_10_fu_3542_p0 <= lhs_V_10_fu_1962_p1(16 - 1 downto 0);
    r_V_10_fu_3542_p1 <= lhs_V_10_fu_1962_p1(16 - 1 downto 0);
    r_V_11_fu_3548_p0 <= lhs_V_11_fu_1965_p1(16 - 1 downto 0);
    r_V_11_fu_3548_p1 <= lhs_V_11_fu_1965_p1(16 - 1 downto 0);
    r_V_12_fu_3554_p0 <= lhs_V_12_fu_1968_p1(16 - 1 downto 0);
    r_V_12_fu_3554_p1 <= lhs_V_12_fu_1968_p1(16 - 1 downto 0);
    r_V_13_fu_3560_p0 <= lhs_V_13_fu_1971_p1(16 - 1 downto 0);
    r_V_13_fu_3560_p1 <= lhs_V_13_fu_1971_p1(16 - 1 downto 0);
    r_V_14_fu_3566_p0 <= lhs_V_14_fu_1974_p1(16 - 1 downto 0);
    r_V_14_fu_3566_p1 <= lhs_V_14_fu_1974_p1(16 - 1 downto 0);
    r_V_15_fu_3578_p0 <= lhs_V_15_fu_1980_p1(16 - 1 downto 0);
    r_V_15_fu_3578_p1 <= lhs_V_15_fu_1980_p1(16 - 1 downto 0);
    r_V_16_fu_3584_p0 <= lhs_V_16_fu_1983_p1(16 - 1 downto 0);
    r_V_16_fu_3584_p1 <= lhs_V_16_fu_1983_p1(16 - 1 downto 0);
    r_V_17_fu_3590_p0 <= lhs_V_17_fu_1986_p1(16 - 1 downto 0);
    r_V_17_fu_3590_p1 <= lhs_V_17_fu_1986_p1(16 - 1 downto 0);
    r_V_18_fu_3596_p0 <= lhs_V_18_fu_1989_p1(16 - 1 downto 0);
    r_V_18_fu_3596_p1 <= lhs_V_18_fu_1989_p1(16 - 1 downto 0);
    r_V_1_fu_3488_p0 <= lhs_V_1_fu_965_p1(16 - 1 downto 0);
    r_V_1_fu_3488_p1 <= lhs_V_1_fu_965_p1(16 - 1 downto 0);
    r_V_2_fu_3494_p0 <= lhs_V_2_fu_988_p1(16 - 1 downto 0);
    r_V_2_fu_3494_p1 <= lhs_V_2_fu_988_p1(16 - 1 downto 0);
    r_V_3_fu_3500_p0 <= lhs_V_3_fu_1011_p1(16 - 1 downto 0);
    r_V_3_fu_3500_p1 <= lhs_V_3_fu_1011_p1(16 - 1 downto 0);
    r_V_4_fu_3506_p0 <= lhs_V_4_fu_1034_p1(16 - 1 downto 0);
    r_V_4_fu_3506_p1 <= lhs_V_4_fu_1034_p1(16 - 1 downto 0);
    r_V_5_fu_3512_p0 <= lhs_V_5_fu_1057_p1(16 - 1 downto 0);
    r_V_5_fu_3512_p1 <= lhs_V_5_fu_1057_p1(16 - 1 downto 0);
    r_V_6_fu_3518_p0 <= lhs_V_6_fu_1080_p1(16 - 1 downto 0);
    r_V_6_fu_3518_p1 <= lhs_V_6_fu_1080_p1(16 - 1 downto 0);
    r_V_7_fu_3524_p0 <= lhs_V_7_fu_1103_p1(16 - 1 downto 0);
    r_V_7_fu_3524_p1 <= lhs_V_7_fu_1103_p1(16 - 1 downto 0);
    r_V_8_fu_3530_p0 <= lhs_V_8_fu_1126_p1(16 - 1 downto 0);
    r_V_8_fu_3530_p1 <= lhs_V_8_fu_1126_p1(16 - 1 downto 0);
    r_V_9_fu_3536_p0 <= lhs_V_9_fu_1149_p1(16 - 1 downto 0);
    r_V_9_fu_3536_p1 <= lhs_V_9_fu_1149_p1(16 - 1 downto 0);
    r_V_fu_3482_p0 <= lhs_V_fu_942_p1(16 - 1 downto 0);
    r_V_fu_3482_p1 <= lhs_V_fu_942_p1(16 - 1 downto 0);
    r_V_s_fu_3572_p0 <= lhs_V_s_fu_1977_p1(16 - 1 downto 0);
    r_V_s_fu_3572_p1 <= lhs_V_s_fu_1977_p1(16 - 1 downto 0);
    sel_tmp10_fu_1598_p2 <= (tmp_2_reg_3678 xor ap_const_lv1_1);
    sel_tmp12_fu_1609_p2 <= (tmp_30_2_fu_1589_p2 and tmp102_fu_1603_p2);
    sel_tmp13_cast_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp13_fu_1615_p3),16));
    sel_tmp13_fu_1615_p3 <= 
        tmp_1393_fu_1586_p1 when (sel_tmp12_fu_1609_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp15_fu_1645_p2 <= (tmp_3_reg_3691 xor ap_const_lv1_1);
    sel_tmp17_fu_1656_p2 <= (tmp_30_3_fu_1636_p2 and tmp103_fu_1650_p2);
    sel_tmp18_cast_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp18_fu_1662_p3),16));
    sel_tmp18_fu_1662_p3 <= 
        tmp_1394_fu_1633_p1 when (sel_tmp17_fu_1656_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp20_fu_1692_p2 <= (tmp_4_reg_3704 xor ap_const_lv1_1);
    sel_tmp22_fu_1703_p2 <= (tmp_30_4_fu_1683_p2 and tmp104_fu_1697_p2);
    sel_tmp23_cast_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp23_fu_1709_p3),16));
    sel_tmp23_fu_1709_p3 <= 
        tmp_1395_fu_1680_p1 when (sel_tmp22_fu_1703_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp25_fu_1739_p2 <= (tmp_5_reg_3717 xor ap_const_lv1_1);
    sel_tmp27_fu_1750_p2 <= (tmp_30_5_fu_1730_p2 and tmp105_fu_1744_p2);
    sel_tmp28_cast_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp28_fu_1756_p3),16));
    sel_tmp28_fu_1756_p3 <= 
        tmp_1396_fu_1727_p1 when (sel_tmp27_fu_1750_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp2_fu_1515_p2 <= (tmp_21_fu_1495_p2 and tmp100_fu_1509_p2);
    sel_tmp30_fu_1786_p2 <= (tmp_6_reg_3730 xor ap_const_lv1_1);
    sel_tmp32_fu_1797_p2 <= (tmp_30_6_fu_1777_p2 and tmp106_fu_1791_p2);
    sel_tmp33_cast_fu_1811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp33_fu_1803_p3),16));
    sel_tmp33_fu_1803_p3 <= 
        tmp_1397_fu_1774_p1 when (sel_tmp32_fu_1797_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp35_fu_1833_p2 <= (tmp_7_reg_3743 xor ap_const_lv1_1);
    sel_tmp37_fu_1844_p2 <= (tmp_30_7_fu_1824_p2 and tmp107_fu_1838_p2);
    sel_tmp38_cast_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp38_fu_1850_p3),16));
    sel_tmp38_fu_1850_p3 <= 
        tmp_1398_fu_1821_p1 when (sel_tmp37_fu_1844_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp3_cast_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp3_fu_1521_p3),16));
    sel_tmp3_fu_1521_p3 <= 
        tmp_fu_1492_p1 when (sel_tmp2_fu_1515_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp40_fu_1880_p2 <= (tmp_8_reg_3756 xor ap_const_lv1_1);
    sel_tmp42_fu_1891_p2 <= (tmp_30_8_fu_1871_p2 and tmp108_fu_1885_p2);
    sel_tmp43_cast_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp43_fu_1897_p3),16));
    sel_tmp43_fu_1897_p3 <= 
        tmp_1399_fu_1868_p1 when (sel_tmp42_fu_1891_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp45_fu_1927_p2 <= (tmp_9_reg_3769 xor ap_const_lv1_1);
    sel_tmp47_fu_1938_p2 <= (tmp_30_9_fu_1918_p2 and tmp109_fu_1932_p2);
    sel_tmp48_cast_fu_1952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp48_fu_1944_p3),16));
    sel_tmp48_fu_1944_p3 <= 
        tmp_1400_fu_1915_p1 when (sel_tmp47_fu_1938_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp50_fu_2004_p2 <= (tmp_10_reg_4132 xor ap_const_lv1_1);
    sel_tmp52_fu_2015_p2 <= (tmp_30_s_fu_1995_p2 and tmp110_fu_2009_p2);
    sel_tmp53_cast_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp53_fu_2021_p3),16));
    sel_tmp53_fu_2021_p3 <= 
        tmp_1401_fu_1992_p1 when (sel_tmp52_fu_2015_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp55_fu_2051_p2 <= (tmp_11_reg_4150 xor ap_const_lv1_1);
    sel_tmp57_fu_2062_p2 <= (tmp_30_10_fu_2042_p2 and tmp111_fu_2056_p2);
    sel_tmp58_cast_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp58_fu_2068_p3),16));
    sel_tmp58_fu_2068_p3 <= 
        tmp_1402_fu_2039_p1 when (sel_tmp57_fu_2062_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp5_fu_1551_p2 <= (tmp_1_reg_3665 xor ap_const_lv1_1);
    sel_tmp60_fu_2098_p2 <= (tmp_12_reg_4168 xor ap_const_lv1_1);
    sel_tmp62_fu_2109_p2 <= (tmp_30_11_fu_2089_p2 and tmp112_fu_2103_p2);
    sel_tmp63_cast_fu_2123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp63_fu_2115_p3),16));
    sel_tmp63_fu_2115_p3 <= 
        tmp_1403_fu_2086_p1 when (sel_tmp62_fu_2109_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp65_fu_2145_p2 <= (tmp_13_reg_4186 xor ap_const_lv1_1);
    sel_tmp67_fu_2156_p2 <= (tmp_30_12_fu_2136_p2 and tmp113_fu_2150_p2);
    sel_tmp68_cast_fu_2170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp68_fu_2162_p3),16));
    sel_tmp68_fu_2162_p3 <= 
        tmp_1404_fu_2133_p1 when (sel_tmp67_fu_2156_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp70_fu_2192_p2 <= (tmp_s_63_reg_4204 xor ap_const_lv1_1);
    sel_tmp72_fu_2203_p2 <= (tmp_30_13_fu_2183_p2 and tmp114_fu_2197_p2);
    sel_tmp73_cast_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp73_fu_2209_p3),16));
    sel_tmp73_fu_2209_p3 <= 
        tmp_1405_fu_2180_p1 when (sel_tmp72_fu_2203_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp75_fu_2239_p2 <= (tmp_14_reg_4222 xor ap_const_lv1_1);
    sel_tmp77_fu_2250_p2 <= (tmp_30_14_fu_2230_p2 and tmp115_fu_2244_p2);
    sel_tmp78_cast_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp78_fu_2256_p3),16));
    sel_tmp78_fu_2256_p3 <= 
        tmp_1406_fu_2227_p1 when (sel_tmp77_fu_2250_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp7_fu_1562_p2 <= (tmp_30_1_fu_1542_p2 and tmp101_fu_1556_p2);
    sel_tmp80_fu_2286_p2 <= (tmp_15_reg_4240 xor ap_const_lv1_1);
    sel_tmp82_fu_2297_p2 <= (tmp_30_15_fu_2277_p2 and tmp116_fu_2291_p2);
    sel_tmp83_cast_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp83_fu_2303_p3),16));
    sel_tmp83_fu_2303_p3 <= 
        tmp_1407_fu_2274_p1 when (sel_tmp82_fu_2297_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp85_fu_2333_p2 <= (tmp_16_reg_4258 xor ap_const_lv1_1);
    sel_tmp87_fu_2344_p2 <= (tmp_30_16_fu_2324_p2 and tmp117_fu_2338_p2);
    sel_tmp88_cast_fu_2358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp88_fu_2350_p3),16));
    sel_tmp88_fu_2350_p3 <= 
        tmp_1408_fu_2321_p1 when (sel_tmp87_fu_2344_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp8_cast_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp8_fu_1568_p3),16));
    sel_tmp8_fu_1568_p3 <= 
        tmp_1392_fu_1539_p1 when (sel_tmp7_fu_1562_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp90_fu_2380_p2 <= (tmp_17_reg_4276 xor ap_const_lv1_1);
    sel_tmp92_fu_2391_p2 <= (tmp_30_17_fu_2371_p2 and tmp118_fu_2385_p2);
    sel_tmp93_cast_fu_2405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp93_fu_2397_p3),16));
    sel_tmp93_fu_2397_p3 <= 
        tmp_1409_fu_2368_p1 when (sel_tmp92_fu_2391_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp95_fu_2427_p2 <= (tmp_18_reg_4294 xor ap_const_lv1_1);
    sel_tmp97_fu_2438_p2 <= (tmp_30_18_fu_2418_p2 and tmp119_fu_2432_p2);
    sel_tmp98_cast_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp98_fu_2444_p3),16));
    sel_tmp98_fu_2444_p3 <= 
        tmp_1410_fu_2415_p1 when (sel_tmp97_fu_2438_p2(0) = '1') else 
        ap_const_lv15_0;
    sel_tmp_fu_1504_p2 <= (tmp_s_reg_3652 xor ap_const_lv1_1);
    tmp100_fu_1509_p2 <= (tmp_24_fu_1500_p2 and sel_tmp_fu_1504_p2);
    tmp101_fu_1556_p2 <= (tmp_32_1_fu_1547_p2 and sel_tmp5_fu_1551_p2);
    tmp102_fu_1603_p2 <= (tmp_32_2_fu_1594_p2 and sel_tmp10_fu_1598_p2);
    tmp103_fu_1650_p2 <= (tmp_32_3_fu_1641_p2 and sel_tmp15_fu_1645_p2);
    tmp104_fu_1697_p2 <= (tmp_32_4_fu_1688_p2 and sel_tmp20_fu_1692_p2);
    tmp105_fu_1744_p2 <= (tmp_32_5_fu_1735_p2 and sel_tmp25_fu_1739_p2);
    tmp106_fu_1791_p2 <= (tmp_32_6_fu_1782_p2 and sel_tmp30_fu_1786_p2);
    tmp107_fu_1838_p2 <= (tmp_32_7_fu_1829_p2 and sel_tmp35_fu_1833_p2);
    tmp108_fu_1885_p2 <= (tmp_32_8_fu_1876_p2 and sel_tmp40_fu_1880_p2);
    tmp109_fu_1932_p2 <= (tmp_32_9_fu_1923_p2 and sel_tmp45_fu_1927_p2);
    tmp110_fu_2009_p2 <= (tmp_32_s_fu_2000_p2 and sel_tmp50_fu_2004_p2);
    tmp111_fu_2056_p2 <= (tmp_32_10_fu_2047_p2 and sel_tmp55_fu_2051_p2);
    tmp112_fu_2103_p2 <= (tmp_32_11_fu_2094_p2 and sel_tmp60_fu_2098_p2);
    tmp113_fu_2150_p2 <= (tmp_32_12_fu_2141_p2 and sel_tmp65_fu_2145_p2);
    tmp114_fu_2197_p2 <= (tmp_32_13_fu_2188_p2 and sel_tmp70_fu_2192_p2);
    tmp115_fu_2244_p2 <= (tmp_32_14_fu_2235_p2 and sel_tmp75_fu_2239_p2);
    tmp116_fu_2291_p2 <= (tmp_32_15_fu_2282_p2 and sel_tmp80_fu_2286_p2);
    tmp117_fu_2338_p2 <= (tmp_32_16_fu_2329_p2 and sel_tmp85_fu_2333_p2);
    tmp118_fu_2385_p2 <= (tmp_32_17_fu_2376_p2 and sel_tmp90_fu_2380_p2);
    tmp119_fu_2432_p2 <= (tmp_32_18_fu_2423_p2 and sel_tmp95_fu_2427_p2);
    tmp_10_fu_1172_p2 <= "1" when (ap_port_reg_sumtk_10_V_read = ap_const_lv16_0) else "0";
    tmp_11_fu_1204_p2 <= "1" when (ap_port_reg_sumtk_11_V_read = ap_const_lv16_0) else "0";
    tmp_12_fu_1236_p2 <= "1" when (ap_port_reg_sumtk_12_V_read = ap_const_lv16_0) else "0";
    tmp_1392_fu_1539_p1 <= calopt_V_2_1_reg_3671(15 - 1 downto 0);
    tmp_1393_fu_1586_p1 <= calopt_V_2_2_reg_3684(15 - 1 downto 0);
    tmp_1394_fu_1633_p1 <= calopt_V_2_3_reg_3697(15 - 1 downto 0);
    tmp_1395_fu_1680_p1 <= calopt_V_2_4_reg_3710(15 - 1 downto 0);
    tmp_1396_fu_1727_p1 <= calopt_V_2_5_reg_3723(15 - 1 downto 0);
    tmp_1397_fu_1774_p1 <= calopt_V_2_6_reg_3736(15 - 1 downto 0);
    tmp_1398_fu_1821_p1 <= calopt_V_2_7_reg_3749(15 - 1 downto 0);
    tmp_1399_fu_1868_p1 <= calopt_V_2_8_reg_3762(15 - 1 downto 0);
    tmp_13_fu_1268_p2 <= "1" when (ap_port_reg_sumtk_13_V_read = ap_const_lv16_0) else "0";
    tmp_1400_fu_1915_p1 <= calopt_V_2_9_reg_3775(15 - 1 downto 0);
    tmp_1401_fu_1992_p1 <= calopt_V_2_s_reg_4138(15 - 1 downto 0);
    tmp_1402_fu_2039_p1 <= calopt_V_2_10_reg_4156(15 - 1 downto 0);
    tmp_1403_fu_2086_p1 <= calopt_V_2_11_reg_4174(15 - 1 downto 0);
    tmp_1404_fu_2133_p1 <= calopt_V_2_12_reg_4192(15 - 1 downto 0);
    tmp_1405_fu_2180_p1 <= calopt_V_2_13_reg_4210(15 - 1 downto 0);
    tmp_1406_fu_2227_p1 <= calopt_V_2_14_reg_4228(15 - 1 downto 0);
    tmp_1407_fu_2274_p1 <= calopt_V_2_15_reg_4246(15 - 1 downto 0);
    tmp_1408_fu_2321_p1 <= calopt_V_2_16_reg_4264(15 - 1 downto 0);
    tmp_1409_fu_2368_p1 <= calopt_V_2_17_reg_4282(15 - 1 downto 0);
    tmp_1410_fu_2415_p1 <= calopt_V_2_18_reg_4300(15 - 1 downto 0);
    tmp_14_fu_1332_p2 <= "1" when (ap_port_reg_sumtk_15_V_read = ap_const_lv16_0) else "0";
    tmp_15_fu_1364_p2 <= "1" when (ap_port_reg_sumtk_16_V_read = ap_const_lv16_0) else "0";
    tmp_16_fu_1396_p2 <= "1" when (ap_port_reg_sumtk_17_V_read = ap_const_lv16_0) else "0";
    tmp_17_fu_1428_p2 <= "1" when (ap_port_reg_sumtk_18_V_read = ap_const_lv16_0) else "0";
    tmp_18_fu_1460_p2 <= "1" when (ap_port_reg_sumtk_19_V_read = ap_const_lv16_0) else "0";
    tmp_1_fu_834_p2 <= "1" when (sumtk_1_V_read = ap_const_lv16_0) else "0";
    tmp_21_fu_1495_p2 <= "1" when (signed(calopt_V_2_reg_3658) > signed(ap_const_lv16_0)) else "0";
    tmp_22_fu_945_p4 <= ap_port_reg_sumtkerr2_0_read(31 downto 1);
        tmp_23_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_945_p4),32));

    tmp_24_fu_1500_p2 <= "1" when (signed(r_V_reg_4032) > signed(op2_assign_reg_4037)) else "0";
    tmp_25_fu_2462_p2 <= "1" when (pfout_0_hwPt_V_writ_reg_4312 = ap_const_lv16_0) else "0";
    tmp_26_fu_2481_p2 <= "0" when (pfout_0_hwPt_V_writ_reg_4312 = ap_const_lv16_0) else "1";
    tmp_27_fu_968_p4 <= ap_port_reg_sumtkerr2_1_read(31 downto 1);
    tmp_28_fu_991_p4 <= ap_port_reg_sumtkerr2_2_read(31 downto 1);
    tmp_29_fu_1014_p4 <= ap_port_reg_sumtkerr2_3_read(31 downto 1);
    tmp_2_fu_846_p2 <= "1" when (sumtk_2_V_read = ap_const_lv16_0) else "0";
    tmp_30_10_fu_2042_p2 <= "1" when (signed(calopt_V_2_10_reg_4156) > signed(ap_const_lv16_0)) else "0";
    tmp_30_11_fu_2089_p2 <= "1" when (signed(calopt_V_2_11_reg_4174) > signed(ap_const_lv16_0)) else "0";
    tmp_30_12_fu_2136_p2 <= "1" when (signed(calopt_V_2_12_reg_4192) > signed(ap_const_lv16_0)) else "0";
    tmp_30_13_fu_2183_p2 <= "1" when (signed(calopt_V_2_13_reg_4210) > signed(ap_const_lv16_0)) else "0";
    tmp_30_14_fu_2230_p2 <= "1" when (signed(calopt_V_2_14_reg_4228) > signed(ap_const_lv16_0)) else "0";
    tmp_30_15_fu_2277_p2 <= "1" when (signed(calopt_V_2_15_reg_4246) > signed(ap_const_lv16_0)) else "0";
    tmp_30_16_fu_2324_p2 <= "1" when (signed(calopt_V_2_16_reg_4264) > signed(ap_const_lv16_0)) else "0";
    tmp_30_17_fu_2371_p2 <= "1" when (signed(calopt_V_2_17_reg_4282) > signed(ap_const_lv16_0)) else "0";
    tmp_30_18_fu_2418_p2 <= "1" when (signed(calopt_V_2_18_reg_4300) > signed(ap_const_lv16_0)) else "0";
    tmp_30_1_fu_1542_p2 <= "1" when (signed(calopt_V_2_1_reg_3671) > signed(ap_const_lv16_0)) else "0";
    tmp_30_2_fu_1589_p2 <= "1" when (signed(calopt_V_2_2_reg_3684) > signed(ap_const_lv16_0)) else "0";
    tmp_30_3_fu_1636_p2 <= "1" when (signed(calopt_V_2_3_reg_3697) > signed(ap_const_lv16_0)) else "0";
    tmp_30_4_fu_1683_p2 <= "1" when (signed(calopt_V_2_4_reg_3710) > signed(ap_const_lv16_0)) else "0";
    tmp_30_5_fu_1730_p2 <= "1" when (signed(calopt_V_2_5_reg_3723) > signed(ap_const_lv16_0)) else "0";
    tmp_30_6_fu_1777_p2 <= "1" when (signed(calopt_V_2_6_reg_3736) > signed(ap_const_lv16_0)) else "0";
    tmp_30_7_fu_1824_p2 <= "1" when (signed(calopt_V_2_7_reg_3749) > signed(ap_const_lv16_0)) else "0";
    tmp_30_8_fu_1871_p2 <= "1" when (signed(calopt_V_2_8_reg_3762) > signed(ap_const_lv16_0)) else "0";
    tmp_30_9_fu_1918_p2 <= "1" when (signed(calopt_V_2_9_reg_3775) > signed(ap_const_lv16_0)) else "0";
    tmp_30_fu_1037_p4 <= ap_port_reg_sumtkerr2_4_read(31 downto 1);
    tmp_30_s_fu_1995_p2 <= "1" when (signed(calopt_V_2_s_reg_4138) > signed(ap_const_lv16_0)) else "0";
        tmp_31_10_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_37_fu_1216_p4),32));

        tmp_31_11_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1248_p4),32));

        tmp_31_12_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_fu_1280_p4),32));

        tmp_31_13_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_40_fu_1312_p4),32));

        tmp_31_14_fu_1354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_41_fu_1344_p4),32));

        tmp_31_15_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_1376_p4),32));

        tmp_31_16_fu_1418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_fu_1408_p4),32));

        tmp_31_17_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_44_fu_1440_p4),32));

        tmp_31_18_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_45_fu_1472_p4),32));

        tmp_31_1_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_fu_968_p4),32));

        tmp_31_2_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_fu_991_p4),32));

        tmp_31_3_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_fu_1014_p4),32));

        tmp_31_4_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_1037_p4),32));

        tmp_31_5_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_1060_p4),32));

        tmp_31_6_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_32_fu_1083_p4),32));

        tmp_31_7_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_33_fu_1106_p4),32));

        tmp_31_8_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1129_p4),32));

        tmp_31_9_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1152_p4),32));

    tmp_31_fu_1060_p4 <= ap_port_reg_sumtkerr2_5_read(31 downto 1);
        tmp_31_s_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_fu_1184_p4),32));

    tmp_32_10_fu_2047_p2 <= "1" when (signed(r_V_11_reg_4387) > signed(op2_assign_10_reg_4163)) else "0";
    tmp_32_11_fu_2094_p2 <= "1" when (signed(r_V_12_reg_4392) > signed(op2_assign_11_reg_4181)) else "0";
    tmp_32_12_fu_2141_p2 <= "1" when (signed(r_V_13_reg_4397) > signed(op2_assign_12_reg_4199)) else "0";
    tmp_32_13_fu_2188_p2 <= "1" when (signed(r_V_14_reg_4402) > signed(op2_assign_13_reg_4217)) else "0";
    tmp_32_14_fu_2235_p2 <= "1" when (signed(r_V_s_reg_4407) > signed(op2_assign_14_reg_4235)) else "0";
    tmp_32_15_fu_2282_p2 <= "1" when (signed(r_V_15_reg_4412) > signed(op2_assign_15_reg_4253)) else "0";
    tmp_32_16_fu_2329_p2 <= "1" when (signed(r_V_16_reg_4417) > signed(op2_assign_16_reg_4271)) else "0";
    tmp_32_17_fu_2376_p2 <= "1" when (signed(r_V_17_reg_4422) > signed(op2_assign_17_reg_4289)) else "0";
    tmp_32_18_fu_2423_p2 <= "1" when (signed(r_V_18_reg_4427) > signed(op2_assign_18_reg_4307)) else "0";
    tmp_32_1_fu_1547_p2 <= "1" when (signed(r_V_1_reg_4042) > signed(op2_assign_1_reg_4047)) else "0";
    tmp_32_2_fu_1594_p2 <= "1" when (signed(r_V_2_reg_4052) > signed(op2_assign_2_reg_4057)) else "0";
    tmp_32_3_fu_1641_p2 <= "1" when (signed(r_V_3_reg_4062) > signed(op2_assign_3_reg_4067)) else "0";
    tmp_32_4_fu_1688_p2 <= "1" when (signed(r_V_4_reg_4072) > signed(op2_assign_4_reg_4077)) else "0";
    tmp_32_5_fu_1735_p2 <= "1" when (signed(r_V_5_reg_4082) > signed(op2_assign_5_reg_4087)) else "0";
    tmp_32_6_fu_1782_p2 <= "1" when (signed(r_V_6_reg_4092) > signed(op2_assign_6_reg_4097)) else "0";
    tmp_32_7_fu_1829_p2 <= "1" when (signed(r_V_7_reg_4102) > signed(op2_assign_7_reg_4107)) else "0";
    tmp_32_8_fu_1876_p2 <= "1" when (signed(r_V_8_reg_4112) > signed(op2_assign_8_reg_4117)) else "0";
    tmp_32_9_fu_1923_p2 <= "1" when (signed(r_V_9_reg_4122) > signed(op2_assign_9_reg_4127)) else "0";
    tmp_32_fu_1083_p4 <= ap_port_reg_sumtkerr2_6_read(31 downto 1);
    tmp_32_s_fu_2000_p2 <= "1" when (signed(r_V_10_reg_4382) > signed(op2_assign_s_reg_4145)) else "0";
    tmp_33_10_fu_2770_p2 <= "1" when (pfout_11_hwPt_V_wri_reg_4439 = ap_const_lv16_0) else "0";
    tmp_33_11_fu_2798_p2 <= "1" when (pfout_12_hwPt_V_wri_reg_4446 = ap_const_lv16_0) else "0";
    tmp_33_12_fu_2826_p2 <= "1" when (pfout_13_hwPt_V_wri_reg_4453 = ap_const_lv16_0) else "0";
    tmp_33_13_fu_2854_p2 <= "1" when (pfout_14_hwPt_V_wri_reg_4460 = ap_const_lv16_0) else "0";
    tmp_33_14_fu_2882_p2 <= "1" when (pfout_15_hwPt_V_wri_reg_4467 = ap_const_lv16_0) else "0";
    tmp_33_15_fu_2910_p2 <= "1" when (pfout_16_hwPt_V_wri_reg_4474 = ap_const_lv16_0) else "0";
    tmp_33_16_fu_2938_p2 <= "1" when (pfout_17_hwPt_V_wri_reg_4481 = ap_const_lv16_0) else "0";
    tmp_33_17_fu_2966_p2 <= "1" when (pfout_18_hwPt_V_wri_reg_4488 = ap_const_lv16_0) else "0";
    tmp_33_18_fu_2994_p2 <= "1" when (pfout_19_hwPt_V_wri_reg_4495 = ap_const_lv16_0) else "0";
    tmp_33_1_fu_2490_p2 <= "1" when (pfout_1_hwPt_V_writ_reg_4319 = ap_const_lv16_0) else "0";
    tmp_33_2_fu_2518_p2 <= "1" when (pfout_2_hwPt_V_writ_reg_4326 = ap_const_lv16_0) else "0";
    tmp_33_3_fu_2546_p2 <= "1" when (pfout_3_hwPt_V_writ_reg_4333 = ap_const_lv16_0) else "0";
    tmp_33_4_fu_2574_p2 <= "1" when (pfout_4_hwPt_V_writ_reg_4340 = ap_const_lv16_0) else "0";
    tmp_33_5_fu_2602_p2 <= "1" when (pfout_5_hwPt_V_writ_reg_4347 = ap_const_lv16_0) else "0";
    tmp_33_6_fu_2630_p2 <= "1" when (pfout_6_hwPt_V_writ_reg_4354 = ap_const_lv16_0) else "0";
    tmp_33_7_fu_2658_p2 <= "1" when (pfout_7_hwPt_V_writ_reg_4361 = ap_const_lv16_0) else "0";
    tmp_33_8_fu_2686_p2 <= "1" when (pfout_8_hwPt_V_writ_reg_4368 = ap_const_lv16_0) else "0";
    tmp_33_9_fu_2714_p2 <= "1" when (pfout_9_hwPt_V_writ_reg_4375 = ap_const_lv16_0) else "0";
    tmp_33_fu_1106_p4 <= ap_port_reg_sumtkerr2_7_read(31 downto 1);
    tmp_33_s_fu_2742_p2 <= "1" when (pfout_10_hwPt_V_wri_reg_4432 = ap_const_lv16_0) else "0";
    tmp_34_10_fu_2789_p2 <= "0" when (pfout_11_hwPt_V_wri_reg_4439 = ap_const_lv16_0) else "1";
    tmp_34_11_fu_2817_p2 <= "0" when (pfout_12_hwPt_V_wri_reg_4446 = ap_const_lv16_0) else "1";
    tmp_34_12_fu_2845_p2 <= "0" when (pfout_13_hwPt_V_wri_reg_4453 = ap_const_lv16_0) else "1";
    tmp_34_13_fu_2873_p2 <= "0" when (pfout_14_hwPt_V_wri_reg_4460 = ap_const_lv16_0) else "1";
    tmp_34_14_fu_2901_p2 <= "0" when (pfout_15_hwPt_V_wri_reg_4467 = ap_const_lv16_0) else "1";
    tmp_34_15_fu_2929_p2 <= "0" when (pfout_16_hwPt_V_wri_reg_4474 = ap_const_lv16_0) else "1";
    tmp_34_16_fu_2957_p2 <= "0" when (pfout_17_hwPt_V_wri_reg_4481 = ap_const_lv16_0) else "1";
    tmp_34_17_fu_2985_p2 <= "0" when (pfout_18_hwPt_V_wri_reg_4488 = ap_const_lv16_0) else "1";
    tmp_34_18_fu_3013_p2 <= "0" when (pfout_19_hwPt_V_wri_reg_4495 = ap_const_lv16_0) else "1";
    tmp_34_1_fu_2509_p2 <= "0" when (pfout_1_hwPt_V_writ_reg_4319 = ap_const_lv16_0) else "1";
    tmp_34_2_fu_2537_p2 <= "0" when (pfout_2_hwPt_V_writ_reg_4326 = ap_const_lv16_0) else "1";
    tmp_34_3_fu_2565_p2 <= "0" when (pfout_3_hwPt_V_writ_reg_4333 = ap_const_lv16_0) else "1";
    tmp_34_4_fu_2593_p2 <= "0" when (pfout_4_hwPt_V_writ_reg_4340 = ap_const_lv16_0) else "1";
    tmp_34_5_fu_2621_p2 <= "0" when (pfout_5_hwPt_V_writ_reg_4347 = ap_const_lv16_0) else "1";
    tmp_34_6_fu_2649_p2 <= "0" when (pfout_6_hwPt_V_writ_reg_4354 = ap_const_lv16_0) else "1";
    tmp_34_7_fu_2677_p2 <= "0" when (pfout_7_hwPt_V_writ_reg_4361 = ap_const_lv16_0) else "1";
    tmp_34_8_fu_2705_p2 <= "0" when (pfout_8_hwPt_V_writ_reg_4368 = ap_const_lv16_0) else "1";
    tmp_34_9_fu_2733_p2 <= "0" when (pfout_9_hwPt_V_writ_reg_4375 = ap_const_lv16_0) else "1";
    tmp_34_fu_1129_p4 <= ap_port_reg_sumtkerr2_8_read(31 downto 1);
    tmp_34_s_fu_2761_p2 <= "0" when (pfout_10_hwPt_V_wri_reg_4432 = ap_const_lv16_0) else "1";
    tmp_35_fu_1152_p4 <= ap_port_reg_sumtkerr2_9_read(31 downto 1);
    tmp_36_fu_1184_p4 <= ap_port_reg_sumtkerr2_10_read(31 downto 1);
    tmp_37_fu_1216_p4 <= ap_port_reg_sumtkerr2_11_read(31 downto 1);
    tmp_38_fu_1248_p4 <= ap_port_reg_sumtkerr2_12_read(31 downto 1);
    tmp_39_fu_1280_p4 <= ap_port_reg_sumtkerr2_13_read(31 downto 1);
    tmp_3_fu_858_p2 <= "1" when (sumtk_3_V_read = ap_const_lv16_0) else "0";
    tmp_40_fu_1312_p4 <= ap_port_reg_sumtkerr2_14_read(31 downto 1);
    tmp_41_fu_1344_p4 <= ap_port_reg_sumtkerr2_15_read(31 downto 1);
    tmp_42_fu_1376_p4 <= ap_port_reg_sumtkerr2_16_read(31 downto 1);
    tmp_43_fu_1408_p4 <= ap_port_reg_sumtkerr2_17_read(31 downto 1);
    tmp_44_fu_1440_p4 <= ap_port_reg_sumtkerr2_18_read(31 downto 1);
    tmp_45_fu_1472_p4 <= ap_port_reg_sumtkerr2_19_read(31 downto 1);
    tmp_4_fu_870_p2 <= "1" when (sumtk_4_V_read = ap_const_lv16_0) else "0";
    tmp_5_fu_882_p2 <= "1" when (sumtk_5_V_read = ap_const_lv16_0) else "0";
    tmp_6_fu_894_p2 <= "1" when (sumtk_6_V_read = ap_const_lv16_0) else "0";
    tmp_7_fu_906_p2 <= "1" when (sumtk_7_V_read = ap_const_lv16_0) else "0";
    tmp_8_fu_918_p2 <= "1" when (sumtk_8_V_read = ap_const_lv16_0) else "0";
    tmp_9_fu_930_p2 <= "1" when (sumtk_9_V_read = ap_const_lv16_0) else "0";
    tmp_fu_1492_p1 <= calopt_V_2_reg_3658(15 - 1 downto 0);
    tmp_s_63_fu_1300_p2 <= "1" when (ap_port_reg_sumtk_14_V_read = ap_const_lv16_0) else "0";
    tmp_s_fu_822_p2 <= "1" when (sumtk_0_V_read = ap_const_lv16_0) else "0";
end behav;
