Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Dec 11 12:16:39 2017
| Host         : Alga running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'output_line_buffer'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of output_line_buffer (xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'output_line_buffer'. These changes may impact your design.


-Upgrade has removed port 'enb'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Dec  9 12:14:23 2017
| Host         : Alga running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'ddr3_if'

1. Summary
----------

SUCCESS in the conversion of ddr3_if (xilinx.com:ip:mig_7series:4.0 (Rev. 4)) to Vivado generation flows.

