#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01023110 .scope module, "tb_sram_controller" "tb_sram_controller" 2 19;
 .timescale -9 -12;
P_0102B7C4 .param/l "ADDR_WIDTH" 2 25, +C4<01000>;
P_0102B7D8 .param/l "DATA_WIDTH" 2 27, +C4<010000>;
P_0102B7EC .param/l "PROC_CLK_PERIOD" 2 31, +C4<0111>;
P_0102B800 .param/l "SRAM_CLK_PERIOD" 2 29, +C4<01010>;
v0106F5E0_0 .net "ack_o", 0 0, v0106FC10_0; 1 drivers
v0106F7F0_0 .var "addr_i", 7 0;
v0106F2C8_0 .var "proc_clk", 0 0;
v0106F848_0 .net "rdata_o", 15 0, v0106F320_0; 1 drivers
v0106F8A0_0 .var "req_i", 0 0;
v0106F950_0 .var "rst_n", 0 0;
v0106F9A8_0 .net "sram_addr", 7 0, v0106FCC0_0; 1 drivers
v0106FA58_0 .net "sram_ce", 0 0, v0106F638_0; 1 drivers
v0106FAB0_0 .var "sram_clk", 0 0;
RS_0103F0A4 .resolv tri, L_01070068, L_010706F0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0106FB08_0 .net8 "sram_data", 15 0, RS_0103F0A4; 2 drivers
v0106F060_0 .net "sram_oe", 0 0, v0106F530_0; 1 drivers
v010701C8_0 .net "sram_we", 0 0, v0106F428_0; 1 drivers
v010707A0_0 .var "wdata_i", 15 0;
v01070640_0 .var "wr_en_i", 0 0;
S_01023550 .scope task, "read_mem" "read_mem" 2 233, 2 233, S_01023110;
 .timescale -9 -12;
v0106F110_0 .var "address", 7 0;
v0106F4D8_0 .var "expected_data", 15 0;
TD_tb_sram_controller.read_mem ;
    %vpi_call 2 237 "$display", "[%0t] >> Reading from address 0x%h", $time, v0106F110_0;
    %wait E_0103EE38;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01070640_0, 0, 0;
    %load/v 8, v0106F110_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0106F7F0_0, 0, 8;
T_0.0 ;
    %load/v 8, v0106F5E0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_0.1, 8;
    %wait E_0103EE38;
    %jmp T_0.0;
T_0.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 0;
    %wait E_0103EE38;
    %load/v 8, v0106F848_0, 16;
    %load/v 24, v0106F4D8_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 251 "$display", "[%0t] << Read data: 0x%h (Correct!)", $time, v0106F848_0;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 255 "$display", "[%0t] << Read data: 0x%h (ERROR! Expected: 0x%h)", $time, v0106F848_0, v0106F4D8_0;
T_0.3 ;
    %end;
S_01022B38 .scope task, "write_mem" "write_mem" 2 207, 2 207, S_01023110;
 .timescale -9 -12;
v0106F1C0_0 .var "address", 7 0;
v0106F0B8_0 .var "data", 15 0;
E_0103EE38 .event posedge, v0106F588_0;
TD_tb_sram_controller.write_mem ;
    %vpi_call 2 211 "$display", "[%0t] >> Writing 0x%h to address 0x%h", $time, v0106F0B8_0, v0106F1C0_0;
    %wait E_0103EE38;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01070640_0, 0, 1;
    %load/v 8, v0106F1C0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0106F7F0_0, 0, 8;
    %load/v 8, v0106F0B8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v010707A0_0, 0, 8;
T_1.4 ;
    %load/v 8, v0106F5E0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_1.5, 8;
    %wait E_0103EE38;
    %jmp T_1.4;
T_1.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 0;
    %vpi_call 2 221 "$display", "[%0t] << Controller acknowledged the write request.", $time;
    %wait E_0103EE38;
    %end;
S_01023770 .scope module, "dut" "sram_controller" 2 53, 3 17, S_01023110;
 .timescale -9 -12;
P_010265CC .param/l "ADDR_WIDTH" 3 19, +C4<01000>;
P_010265E0 .param/l "DATA_WIDTH" 3 21, +C4<010000>;
P_010265F4 .param/l "EXEC_DECODE" 3 65, C4<0010>;
P_01026608 .param/l "EXEC_IDLE" 3 65, C4<0001>;
P_0102661C .param/l "EXEC_READ_CAPTURE" 3 65, C4<1001>;
P_01026630 .param/l "EXEC_READ_SETUP" 3 65, C4<1000>;
P_01026644 .param/l "EXEC_WRITE" 3 65, C4<0100>;
L_01037450 .functor NOT 1, v0106F8F8_0, C4<0>, C4<0>, C4<0>;
L_01037680 .functor AND 1, v0106F270_0, L_01037450, C4<1>, C4<1>;
L_010712A0 .functor AND 1, v0106FF28_0, L_01070590, C4<1>, C4<1>;
v0102B018_0 .net *"_s0", 0 0, L_01037450; 1 drivers
v0102B070_0 .net *"_s10", 4 0, C4<00001>; 1 drivers
v0102B2D8_0 .net *"_s18", 4 0, L_01070538; 1 drivers
v0102ABF8_0 .net *"_s21", 0 0, C4<0>; 1 drivers
v0102AC50_0 .net *"_s22", 4 0, C4<00100>; 1 drivers
v0102AE60_0 .net *"_s24", 0 0, L_01070AB8; 1 drivers
v0102AEB8_0 .net *"_s26", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0106FBB8_0 .net *"_s6", 4 0, L_010703D8; 1 drivers
v0106FE20_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0106FD70_0 .var "ack_internal", 0 0;
v0106FDC8_0 .alias "ack_o", 0 0, v0106F5E0_0;
v0106FED0_0 .var "ack_p1", 0 0;
v0106FC10_0 .var "ack_p2", 0 0;
v0106FC68_0 .net "addr_i", 7 0, v0106F7F0_0; 1 drivers
v0106FCC0_0 .var "cmd_addr_reg", 7 0;
v0106FD18_0 .net "cmd_fire", 0 0, L_010712A0; 1 drivers
v0106FF28_0 .var "cmd_valid_reg", 0 0;
v0106FE78_0 .var "cmd_wdata_reg", 15 0;
v0106FF80_0 .var "cmd_wr_en_reg", 0 0;
v0106FFD8_0 .var "exec_current_state", 3 0;
v0106FB60_0 .var "exec_next_state", 3 0;
v0106F690_0 .net "exec_ready", 0 0, L_01070590; 1 drivers
v0106F588_0 .net "proc_clk", 0 0, v0106F2C8_0; 1 drivers
v0106F320_0 .var "rdata_o", 15 0;
v0106F798_0 .net "req_event", 0 0, L_01037680; 1 drivers
v0106FA00_0 .net "req_i", 0 0, v0106F8A0_0; 1 drivers
v0106F378_0 .var "req_s1", 0 0;
v0106F270_0 .var "req_s2", 0 0;
v0106F8F8_0 .var "req_s3", 0 0;
v0106F740_0 .net "rst_n", 0 0, v0106F950_0; 1 drivers
v0106F218_0 .alias "sram_addr_o", 7 0, v0106F9A8_0;
v0106F638_0 .var "sram_ce_o", 0 0;
v0106F3D0_0 .net "sram_clk", 0 0, v0106FAB0_0; 1 drivers
v0106F6E8_0 .alias "sram_data_io", 15 0, v0106FB08_0;
v0106F530_0 .var "sram_oe_o", 0 0;
v0106F428_0 .var "sram_we_o", 0 0;
v0106F168_0 .net "wdata_i", 15 0, v010707A0_0; 1 drivers
v0106F480_0 .net "wr_en_i", 0 0, v01070640_0; 1 drivers
E_0103EEB8 .event edge, v0106FFD8_0, v0106FD18_0, v0106FF80_0;
E_0103EDB8/0 .event negedge, v0102AF68_0;
E_0103EDB8/1 .event posedge, v0106F588_0;
E_0103EDB8 .event/or E_0103EDB8/0, E_0103EDB8/1;
L_010703D8 .concat [ 4 1 0 0], v0106FFD8_0, C4<0>;
L_01070590 .cmp/eq 5, L_010703D8, C4<00001>;
L_01070538 .concat [ 4 1 0 0], v0106FFD8_0, C4<0>;
L_01070AB8 .cmp/eq 5, L_01070538, C4<00100>;
L_01070068 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v0106FE78_0, L_01070AB8, C4<>;
S_010234C8 .scope module, "sram_inst" "sram_model" 2 69, 4 15, S_01023110;
 .timescale -9 -12;
P_010372CC .param/l "ADDR_WIDTH" 4 19, +C4<01000>;
P_010372E0 .param/l "DATA_WIDTH" 4 17, +C4<010000>;
L_010710E0 .functor AND 1, v0106F638_0, L_010705E8, C4<1>, C4<1>;
L_01071498 .functor AND 1, L_010710E0, v0106F530_0, C4<1>, C4<1>;
v0102B178_0 .net *"_s1", 0 0, L_010705E8; 1 drivers
v0102ADB0_0 .net *"_s2", 0 0, L_010710E0; 1 drivers
v0102B1D0_0 .net *"_s4", 0 0, L_01071498; 1 drivers
v0102AFC0_0 .net *"_s6", 15 0, L_01070698; 1 drivers
v0102B330_0 .net *"_s8", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0102ACA8_0 .alias "clk", 0 0, v0106F3D0_0;
v0102AD00 .array "memory", 255 0, 15 0;
v0102AF68_0 .alias "rst_n", 0 0, v0106F740_0;
v0102B228_0 .alias "sram_addr_i", 7 0, v0106F9A8_0;
v0102AE08_0 .alias "sram_ce_i", 0 0, v0106FA58_0;
v0102B0C8_0 .alias "sram_data_io", 15 0, v0106FB08_0;
v0102B120_0 .alias "sram_oe_i", 0 0, v0106F060_0;
v0102B280_0 .alias "sram_we_i", 0 0, v010701C8_0;
E_0103ED58/0 .event negedge, v0102AF68_0;
E_0103ED58/1 .event posedge, v0102ACA8_0;
E_0103ED58 .event/or E_0103ED58/0, E_0103ED58/1;
L_010705E8 .reduce/nor v0106F428_0;
L_01070698 .array/port v0102AD00, v0106FCC0_0;
L_010706F0 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, L_01070698, L_01071498, C4<>;
    .scope S_01023770;
T_2 ;
    %wait E_0103ED58;
    %load/v 8, v0106F740_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F270_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F378_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0106F270_0, 1;
    %load/v 9, v0106F378_0, 1;
    %load/v 10, v0106FA00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8F8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F270_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F378_0, 0, 10;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01023770;
T_3 ;
    %wait E_0103EDB8;
    %load/v 8, v0106F740_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FED0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0106FED0_0, 1;
    %load/v 9, v0106FD70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FC10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FED0_0, 0, 9;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01023770;
T_4 ;
    %wait E_0103ED58;
    %load/v 8, v0106F740_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FF28_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0106FD18_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FF28_0, 0, 0;
T_4.2 ;
    %load/v 8, v0106F798_0, 1;
    %load/v 9, v0106FF28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0106FC68_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0106FCC0_0, 0, 8;
    %load/v 8, v0106F168_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0106FE78_0, 0, 8;
    %load/v 8, v0106F480_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FF80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0106FF28_0, 0, 1;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_01023770;
T_5 ;
    %wait E_0103ED58;
    %load/v 8, v0106F740_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0106FFD8_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0106F320_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0106FB60_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0106FFD8_0, 0, 8;
    %load/v 8, v0106FFD8_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 9, 5;
    %jmp/0xz  T_5.2, 4;
    %load/v 8, v0106F6E8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0106F320_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_01023770;
T_6 ;
    %wait E_0103EEB8;
    %load/v 8, v0106FFD8_0, 4;
    %set/v v0106FB60_0, 8, 4;
    %set/v v0106FD70_0, 0, 1;
    %set/v v0106F638_0, 0, 1;
    %set/v v0106F428_0, 0, 1;
    %set/v v0106F530_0, 0, 1;
    %load/v 8, v0106FFD8_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_6.3, 6;
    %movi 8, 1, 4;
    %set/v v0106FB60_0, 8, 4;
    %jmp T_6.5;
T_6.0 ;
    %load/v 8, v0106FD18_0, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v0106FF80_0, 1;
    %jmp/0  T_6.8, 8;
    %movi 9, 4, 4;
    %jmp/1  T_6.10, 8;
T_6.8 ; End of true expr.
    %movi 13, 8, 4;
    %jmp/0  T_6.9, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_6.10;
T_6.9 ;
    %mov 9, 13, 4; Return false value
T_6.10 ;
    %set/v v0106FB60_0, 9, 4;
T_6.6 ;
    %jmp T_6.5;
T_6.1 ;
    %set/v v0106F638_0, 1, 1;
    %set/v v0106F428_0, 1, 1;
    %set/v v0106FD70_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v0106FB60_0, 8, 4;
    %jmp T_6.5;
T_6.2 ;
    %set/v v0106F638_0, 1, 1;
    %set/v v0106F530_0, 1, 1;
    %movi 8, 9, 4;
    %set/v v0106FB60_0, 8, 4;
    %jmp T_6.5;
T_6.3 ;
    %set/v v0106F638_0, 1, 1;
    %set/v v0106F530_0, 1, 1;
    %set/v v0106FD70_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v0106FB60_0, 8, 4;
    %jmp T_6.5;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_010234C8;
T_7 ;
    %wait E_0103ED58;
    %load/v 8, v0102AF68_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0102AE08_0, 1;
    %load/v 9, v0102B280_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0102B120_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0102B0C8_0, 16;
    %ix/getv 3, v0102B228_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0102AD00, 0, 8;
t_0 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01023110;
T_8 ;
    %set/v v0106FAB0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/v 8, v0106FAB0_0, 1;
    %inv 8, 1;
    %set/v v0106FAB0_0, 8, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_01023110;
T_9 ;
    %set/v v0106F2C8_0, 0, 1;
T_9.0 ;
    %delay 3000, 0;
    %load/v 8, v0106F2C8_0, 1;
    %inv 8, 1;
    %set/v v0106F2C8_0, 8, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_01023110;
T_10 ;
    %vpi_call 2 107 "$dumpfile", "sram_controller_cdc_waves.vcd";
    %vpi_call 2 109 "$dumpvars", 1'sb0, S_01023110;
    %set/v v0106F950_0, 0, 1;
    %set/v v0106F8A0_0, 0, 1;
    %delay 20000, 0;
    %set/v v0106F950_0, 1, 1;
    %delay 40000, 0;
    %vpi_call 2 123 "$display", "----------------------------------------";
    %vpi_call 2 125 "$display", "Starting FINAL Pipelined Simulation (Wide Pulse)...";
    %movi 8, 165, 8;
    %set/v v0106F1C0_0, 8, 8;
    %movi 8, 48879, 16;
    %set/v v0106F0B8_0, 8, 16;
    %fork TD_tb_sram_controller.write_mem, S_01022B38;
    %join;
    %vpi_call 2 137 "$display", "[%0t] >> Issuing a wide Write pulse then a wide Read pulse.", $time;
    %wait E_0103EE38;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01070640_0, 0, 1;
    %movi 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0106F7F0_0, 0, 8;
    %movi 8, 64206, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v010707A0_0, 0, 8;
    %wait E_0103EE38;
    %wait E_0103EE38;
    %wait E_0103EE38;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 0;
    %wait E_0103EE38;
    %wait E_0103EE38;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01070640_0, 0, 0;
    %movi 8, 165, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0106F7F0_0, 0, 8;
    %wait E_0103EE38;
    %wait E_0103EE38;
    %wait E_0103EE38;
    %ix/load 0, 1, 0;
    %assign/v0 v0106F8A0_0, 0, 0;
    %delay 200000, 0;
    %vpi_call 2 187 "$display", "[%0t] >> Verifying the results of the pipelined sequence.", $time;
    %movi 8, 16, 8;
    %set/v v0106F110_0, 8, 8;
    %movi 8, 64206, 16;
    %set/v v0106F4D8_0, 8, 16;
    %fork TD_tb_sram_controller.read_mem, S_01023550;
    %join;
    %movi 8, 165, 8;
    %set/v v0106F110_0, 8, 8;
    %movi 8, 48879, 16;
    %set/v v0106F4D8_0, 8, 16;
    %fork TD_tb_sram_controller.read_mem, S_01023550;
    %join;
    %vpi_call 2 195 "$display", "----------------------------------------";
    %vpi_call 2 197 "$display", "Simulation Finished.";
    %vpi_call 2 199 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_sram_controller.v";
    "sram_controller.v";
    "sram_model.v";
