.. _table_dma_channel_map:
.. table:: System DMA Channel Mapping
	:widths: 1 2 1 2

	+---------+------------------------+---------+------------------------+
	| No.     | DMA Interface          | No.     | DMA Interface          |
	+=========+========================+=========+========================+
	| 0       | dma_rx_req_i2s0        | 24      | dma_rx_req_i2c0        |
	+---------+------------------------+---------+------------------------+
	| 1       | dma_tx_req_i2s0        | 25      | dma_tx_req_i2c0        |
	+---------+------------------------+---------+------------------------+
	| 2       | dma_rx_req_i2s1        | 26      | dma_rx_req_i2c1        |
	+---------+------------------------+---------+------------------------+
	| 3       | dma_tx_req_i2s1        | 27      | dma_tx_req_i2c1        |
	+---------+------------------------+---------+------------------------+
	| 4       | dma_rx_req_i2s2        | 28      | dma_rx_req_i2c2        |
	+---------+------------------------+---------+------------------------+
	| 5       | dma_tx_req_i2s2        | 29      | dma_tx_req_i2c2        |
	+---------+------------------------+---------+------------------------+
	| 6       | dma_rx_req_i2s3        | 30      | dma_rx_req_i2c3        |
	+---------+------------------------+---------+------------------------+
	| 7       | dma_tx_req_i2s3        | 31      | dma_tx_req_i2c3        |
	+---------+------------------------+---------+------------------------+
	| 8       | dma_rx_req_n_uart0     | 32      | dma_rx_req_i2c4        |
	+---------+------------------------+---------+------------------------+
	| 9       | dma_tx_req_n_uart0     | 33      | dma_tx_req_i2c4        |
	+---------+------------------------+---------+------------------------+
	| 10      | dma_rx_req_n_uart1     | 34      | dma_rx_req_tdm0        |
	+---------+------------------------+---------+------------------------+
	| 11      | dma_tx_req_n_uart1     | 35      | dma_tx_req_tdm0        |
	+---------+------------------------+---------+------------------------+
	| 12      | dma_rx_req_n_uart2     | 36      | dma_rx_req_tdm1        |
	+---------+------------------------+---------+------------------------+
	| 13      | dma_tx_req_n_uart2     | 37      | dma_req_audsrc         |
	+---------+------------------------+---------+------------------------+
	| 14      | dma_rx_req_n_uart3     | 38      | dma_req_spi_nand       |
	+---------+------------------------+---------+------------------------+
	| 15      | dma_tx_req_n_uart3     | 39      | dma_req_spi_nor        |
	+---------+------------------------+---------+------------------------+
	| 16      | dma_rx_req_spi0        | 40      | dma_rx_req_n_uart4     |
	+---------+------------------------+---------+------------------------+
	| 17      | dma_tx_req_spi0        | 41      | dma_tx_req_n_uart4     |
	+---------+------------------------+---------+------------------------+
	| 18      | dma_rx_req_spi1        | 42      | dma_req_spi_nor1       |
	+---------+------------------------+---------+------------------------+
	| 19      | dma_tx_req_spi1        |         |                        |
	+---------+------------------------+---------+------------------------+
	| 20      | dma_rx_req_spi2        |         |                        |
	+---------+------------------------+---------+------------------------+
	| 21      | dma_tx_req_spi2        |         |                        |
	+---------+------------------------+---------+------------------------+
	| 22      | dma_rx_req_spi3        |         |                        |
	+---------+------------------------+---------+------------------------+
	| 23      | dma_tx_req_spi3        |         |                        |
	+---------+------------------------+---------+------------------------+
