<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: STM32F1xx DMA Support</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">STM32F1xx DMA Support<div class="ingroups"><a class="el" href="group__platforms.html">Platforms</a> &raquo; <a class="el" href="group__STM32F1xx__DRIVERS.html">STM32F1xx Drivers</a> &raquo; <a class="el" href="group__STM32F1xx__PLATFORM__DRIVERS.html">STM32F1xx Platform Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32F1xx DMA Support:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__DMA.png" border="0" usemap="#group____STM32F1xx____DMA" alt=""/></div>
<map name="group____STM32F1xx____DMA" id="group____STM32F1xx____DMA">
<area shape="rect" href="group__STM32F37x__DMA.html" title=" " alt="" coords="616,5,752,31"/>
<area shape="rect" href="group__STM32F1xx__PLATFORM__DRIVERS.html" title=" " alt="" coords="5,97,164,137"/>
<area shape="rect" title=" " alt="" coords="213,104,400,129"/>
<area shape="rect" href="group__STM32F0xx__DMA.html" title=" " alt="" coords="591,55,777,80"/>
<area shape="rect" href="group__STM32F4xx__DMA.html" title=" " alt="" coords="591,104,777,129"/>
<area shape="rect" href="group__STM32F30x__DMA.html" title=" " alt="" coords="616,153,752,179"/>
<area shape="rect" href="group__STM32L1xx__DMA.html" title=" " alt="" coords="591,203,777,228"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA stream descriptor structure.  <a href="structstm32__dma__stream__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8306e23aca0da961317c182201dbaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga8306e23aca0da961317c182201dbaa90.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga8306e23aca0da961317c182201dbaa90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of DMA streams.  <a href="group__STM32F1xx__DMA_ga8306e23aca0da961317c182201dbaa90.html#ga8306e23aca0da961317c182201dbaa90">More...</a><br /></td></tr>
<tr class="separator:ga8306e23aca0da961317c182201dbaa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237d6322efa2980b375d17c6ea357e97"><td class="memItemLeft" align="right" valign="top"><a id="ga237d6322efa2980b375d17c6ea357e97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:ga237d6322efa2980b375d17c6ea357e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the ISR bits passed to the DMA callback functions. <br /></td></tr>
<tr class="separator:ga237d6322efa2980b375d17c6ea357e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cfb8b720c2f11ae79bf66e84532fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga20cfb8b720c2f11ae79bf66e84532fa3.html#ga20cfb8b720c2f11ae79bf66e84532fa3">STM32_DMA_GETCHANNEL</a>(n,  c)&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga20cfb8b720c2f11ae79bf66e84532fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the channel associated to the specified stream.  <a href="group__STM32F1xx__DMA_ga20cfb8b720c2f11ae79bf66e84532fa3.html#ga20cfb8b720c2f11ae79bf66e84532fa3">More...</a><br /></td></tr>
<tr class="separator:ga20cfb8b720c2f11ae79bf66e84532fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f066c01359b6a1481cd779822297a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga2f066c01359b6a1481cd779822297a66.html#ga2f066c01359b6a1481cd779822297a66">STM32_DMA_IS_VALID_PRIORITY</a>(prio)&#160;&#160;&#160;(((prio) &gt;= 0) &amp;&amp; ((prio) &lt;= 3))</td></tr>
<tr class="memdesc:ga2f066c01359b6a1481cd779822297a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA priority is within the valid range.  <a href="group__STM32F1xx__DMA_ga2f066c01359b6a1481cd779822297a66.html#ga2f066c01359b6a1481cd779822297a66">More...</a><br /></td></tr>
<tr class="separator:ga2f066c01359b6a1481cd779822297a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cc72041d54eab7787cc29f85309f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga39cc72041d54eab7787cc29f85309f31.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(dma,  stream)&#160;&#160;&#160;((((dma) - 1) * 7) + ((stream) - 1))</td></tr>
<tr class="memdesc:ga39cc72041d54eab7787cc29f85309f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an unique numeric identifier for a DMA stream.  <a href="group__STM32F1xx__DMA_ga39cc72041d54eab7787cc29f85309f31.html#ga39cc72041d54eab7787cc29f85309f31">More...</a><br /></td></tr>
<tr class="separator:ga39cc72041d54eab7787cc29f85309f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656433ede85fb38fbe0283f168272299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(dma,  stream)&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__STM32L1xx__DMA_ga39cc72041d54eab7787cc29f85309f31.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(dma, stream))</td></tr>
<tr class="memdesc:ga656433ede85fb38fbe0283f168272299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a DMA stream identifier mask.  <a href="group__STM32F1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">More...</a><br /></td></tr>
<tr class="separator:ga656433ede85fb38fbe0283f168272299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874544891d188450b025f0836b6823dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga874544891d188450b025f0836b6823dd.html#ga874544891d188450b025f0836b6823dd">STM32_DMA_IS_VALID_ID</a>(id,  mask)&#160;&#160;&#160;(((1 &lt;&lt; (id)) &amp; (mask)))</td></tr>
<tr class="memdesc:ga874544891d188450b025f0836b6823dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA stream unique identifier belongs to a mask.  <a href="group__STM32F1xx__DMA_ga874544891d188450b025f0836b6823dd.html#ga874544891d188450b025f0836b6823dd">More...</a><br /></td></tr>
<tr class="separator:ga874544891d188450b025f0836b6823dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga40c8c690b645654163ea9c3ec935fd9f.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>) (void *p, uint32_t flags)</td></tr>
<tr class="memdesc:ga40c8c690b645654163ea9c3ec935fd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA ISR function type.  <a href="group__STM32F1xx__DMA_ga40c8c690b645654163ea9c3ec935fd9f.html#ga40c8c690b645654163ea9c3ec935fd9f">More...</a><br /></td></tr>
<tr class="separator:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memItemLeft" align="right" valign="top"><a id="ga2efa21dedda1992b5cb10ca9335d17f2"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>dmaInit</b> (void)</td></tr>
<tr class="separator:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2df925caf8180cbb384bb03778dfb31"><td class="memItemLeft" align="right" valign="top"><a id="gaa2df925caf8180cbb384bb03778dfb31"></a>
<a class="el" href="group__types.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dmaStreamAllocate</b> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp, uint32_t priority, <a class="el" href="group__STM32L1xx__DMA_ga40c8c690b645654163ea9c3ec935fd9f.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func, void *param)</td></tr>
<tr class="separator:gaa2df925caf8180cbb384bb03778dfb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427d36d4aba6469fd46e53bf972211e"><td class="memItemLeft" align="right" valign="top"><a id="ga6427d36d4aba6469fd46e53bf972211e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>dmaStreamRelease</b> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp)</td></tr>
<tr class="separator:ga6427d36d4aba6469fd46e53bf972211e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2c3920c6621e5edadca1d565d19adb30"><td class="memItemLeft" align="right" valign="top"><a id="ga2c3920c6621e5edadca1d565d19adb30"></a>
const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_stm32_dma_streams</b> [<a class="el" href="group__STM32L1xx__DMA_ga8306e23aca0da961317c182201dbaa90.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="separator:ga2c3920c6621e5edadca1d565d19adb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA streams identifiers</h2></td></tr>
<tr class="memitem:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(id)&#160;&#160;&#160;(&amp;_stm32_dma_streams[id])</td></tr>
<tr class="memdesc:ga59f4501b9ff663ae21951824eb75b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure.">stm32_dma_stream_t</a> structure.  <a href="group__STM32F1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">More...</a><br /></td></tr>
<tr class="separator:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memItemLeft" align="right" valign="top"><a id="ga83a66f5e059a9ba8d7e7cc105f48d5b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(0)</td></tr>
<tr class="separator:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memItemLeft" align="right" valign="top"><a id="ga3e1d5ce9a8d7499f0967732a1d175f68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(1)</td></tr>
<tr class="separator:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34540a358c188eacc68ef9e9fc657e4"><td class="memItemLeft" align="right" valign="top"><a id="gac34540a358c188eacc68ef9e9fc657e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(2)</td></tr>
<tr class="separator:gac34540a358c188eacc68ef9e9fc657e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae698d5156d5bccb74daa336dda809ac6"><td class="memItemLeft" align="right" valign="top"><a id="gae698d5156d5bccb74daa336dda809ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(3)</td></tr>
<tr class="separator:gae698d5156d5bccb74daa336dda809ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a532d34a4343494b6c3058f12081df2"><td class="memItemLeft" align="right" valign="top"><a id="ga5a532d34a4343494b6c3058f12081df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(4)</td></tr>
<tr class="separator:ga5a532d34a4343494b6c3058f12081df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7a8fde85803d424db9c255b16809c0"><td class="memItemLeft" align="right" valign="top"><a id="gabc7a8fde85803d424db9c255b16809c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(5)</td></tr>
<tr class="separator:gabc7a8fde85803d424db9c255b16809c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memItemLeft" align="right" valign="top"><a id="ga5529f5cb12cf2063dd0e81e673809fc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(6)</td></tr>
<tr class="separator:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memItemLeft" align="right" valign="top"><a id="ga7ec939823aa5ade9ba8e2d77f2eff413"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(7)</td></tr>
<tr class="separator:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memItemLeft" align="right" valign="top"><a id="ga4eda4f3e78e187df9fb1799e55de48a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(8)</td></tr>
<tr class="separator:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab024f5ed92c804a5800f99544d55591f"><td class="memItemLeft" align="right" valign="top"><a id="gab024f5ed92c804a5800f99544d55591f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(9)</td></tr>
<tr class="separator:gab024f5ed92c804a5800f99544d55591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memItemLeft" align="right" valign="top"><a id="ga39dbddde107c4c6f89e3d44a17bce084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(10)</td></tr>
<tr class="separator:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memItemLeft" align="right" valign="top"><a id="gac230ecbfaa87bdb151b7be287ffb0ffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga59f4501b9ff663ae21951824eb75b2b9.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(11)</td></tr>
<tr class="separator:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR register constants common to all DMA types</h2></td></tr>
<tr class="memitem:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memItemLeft" align="right" valign="top"><a id="gaf53af8834530fb9be02bf1ecd3fc9abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_EN</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga387640bb30564cbc9479b9e4207d75a9.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a></td></tr>
<tr class="separator:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a00983cc2de7062b55c7e04d34cce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TEIE</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga2cf72c1527c7610bcecb03816338b262.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a></td></tr>
<tr class="separator:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d65d1013afef382e24f64c18ef24490"><td class="memItemLeft" align="right" valign="top"><a id="ga7d65d1013afef382e24f64c18ef24490"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_HTIE</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga3f14fe0da3c0d3252002b194097108a9.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a></td></tr>
<tr class="separator:ga7d65d1013afef382e24f64c18ef24490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memItemLeft" align="right" valign="top"><a id="ga4d24afd17670351c5f4dc9bffc56c818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TCIE</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_gace00470cb24c0cf4e8c92541a3cc695c.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a></td></tr>
<tr class="separator:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memItemLeft" align="right" valign="top"><a id="gaa43d77e8230eb29e7a302d0bc7399e73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_MASK</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga9512b76e871908af4777604e42676be4.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition_ga274c65bc7120061ed73fb4aca02bc1a8.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>)</td></tr>
<tr class="separator:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b4dc44cea031844ed6c353f7153810"><td class="memItemLeft" align="right" valign="top"><a id="ga85b4dc44cea031844ed6c353f7153810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_P2M</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga85b4dc44cea031844ed6c353f7153810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memItemLeft" align="right" valign="top"><a id="gac56a0f280c4ba92ce9f430b0532e8550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2P</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga9512b76e871908af4777604e42676be4.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a></td></tr>
<tr class="separator:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memItemLeft" align="right" valign="top"><a id="ga552155c72c9b5d4bb069bfd88f79d8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2M</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga274c65bc7120061ed73fb4aca02bc1a8.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a></td></tr>
<tr class="separator:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42615c40eb5828b08ed209f303a4866c"><td class="memItemLeft" align="right" valign="top"><a id="ga42615c40eb5828b08ed209f303a4866c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CIRC</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga2c008055878f08bc33b006847890ac53.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a></td></tr>
<tr class="separator:ga42615c40eb5828b08ed209f303a4866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memItemLeft" align="right" valign="top"><a id="ga6a5ab7cbf599d02af404d40582c51e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PINC</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga03421fb76491fccc4b1e6b469570b995.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a></td></tr>
<tr class="separator:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29a65969726d051b3f236d14e21aa4e"><td class="memItemLeft" align="right" valign="top"><a id="gaf29a65969726d051b3f236d14e21aa4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MINC</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac0af4a5f4c3e3dab2b6d06f3c11b2882.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a></td></tr>
<tr class="separator:gaf29a65969726d051b3f236d14e21aa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c05a25916642f8895e9ced865387f"><td class="memItemLeft" align="right" valign="top"><a id="ga340c05a25916642f8895e9ced865387f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_MASK</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5e7e53a0b94fa38dc14f2f9d4f99c768.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a></td></tr>
<tr class="separator:ga340c05a25916642f8895e9ced865387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memItemLeft" align="right" valign="top"><a id="gaea4f3342cb105fc8566baf4f9f21eccf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_BYTE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12efd13438d026d370d6b57dede95d34"><td class="memItemLeft" align="right" valign="top"><a id="ga12efd13438d026d370d6b57dede95d34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_HWORD</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga4c5e8b15368d6baca1f74fabde8dab06.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a></td></tr>
<tr class="separator:ga12efd13438d026d370d6b57dede95d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memItemLeft" align="right" valign="top"><a id="ga8f62c03f80c539df31cd13fd1b4cc536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_WORD</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga87f1e7b62988eea6758b482ab3deb707.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a></td></tr>
<tr class="separator:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80be7e0879182a68181f518c7e4e700c"><td class="memItemLeft" align="right" valign="top"><a id="ga80be7e0879182a68181f518c7e4e700c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_MASK</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaf5f99b77927f2266f275dbbb21b1470f.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a></td></tr>
<tr class="separator:ga80be7e0879182a68181f518c7e4e700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d5dccf22c5beff17027357c5a46df1"><td class="memItemLeft" align="right" valign="top"><a id="gad3d5dccf22c5beff17027357c5a46df1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_BYTE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad3d5dccf22c5beff17027357c5a46df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memItemLeft" align="right" valign="top"><a id="ga1414fcd05fd44094fe3efd13c825dac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_HWORD</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_gad55531c87343e2c7a0a7b463903525bc.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a></td></tr>
<tr class="separator:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memItemLeft" align="right" valign="top"><a id="ga3f8b548f492bbfda73a791c8d772c2fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_WORD</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga1be46e87afa09b40f2efd0b00ea552cb.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a></td></tr>
<tr class="separator:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c976c3e914570f5c6d784f9906b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_SIZE_MASK</b></td></tr>
<tr class="separator:ga477c976c3e914570f5c6d784f9906b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memItemLeft" align="right" valign="top"><a id="ga36be4a6e0a4b4e70443e1b4d35e4eb17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL_MASK</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga60b17026db327aaaf6368f13e6f2d358.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a></td></tr>
<tr class="separator:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memItemLeft" align="right" valign="top"><a id="ga7cd623b26cd7bc8183aab37b0dec5454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 12)</td></tr>
<tr class="separator:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR register constants only found in enhanced DMA</h2></td></tr>
<tr class="memitem:ga6452a152680448d642add5202980e45d"><td class="memItemLeft" align="right" valign="top"><a id="ga6452a152680448d642add5202980e45d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6452a152680448d642add5202980e45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ignored by normal DMA. <br  />
 <br /></td></tr>
<tr class="separator:ga6452a152680448d642add5202980e45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memItemLeft" align="right" valign="top"><a id="ga7c46d07effcaa6f62c31ec5f0d85ae3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA.html#ga7c46d07effcaa6f62c31ec5f0d85ae3f">STM32_DMA_CR_CHSEL_MASK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ignored by normal DMA. <br  />
 <br /></td></tr>
<tr class="separator:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8c78268a73f76b24beb60edef7a597"><td class="memItemLeft" align="right" valign="top"><a id="ga1a8c78268a73f76b24beb60edef7a597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA.html#ga1a8c78268a73f76b24beb60edef7a597">STM32_DMA_CR_CHSEL</a>(n)&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1a8c78268a73f76b24beb60edef7a597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ignored by normal DMA. <br  />
 <br /></td></tr>
<tr class="separator:ga1a8c78268a73f76b24beb60edef7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status flags passed to the ISR callbacks</h2></td></tr>
<tr class="memitem:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b2be4a2c4c5b7fcaddec17444bd51f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_FEIF</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memItemLeft" align="right" valign="top"><a id="ga0b81119d145f10b4f89ad3aa88ce20bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_DMEIF</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memItemLeft" align="right" valign="top"><a id="ga9e513ca8cd600adfbb34a0ab38aae14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TEIF</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td></tr>
<tr class="separator:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace06e230342a7834eaa9cefff2f14f1d"><td class="memItemLeft" align="right" valign="top"><a id="gace06e230342a7834eaa9cefff2f14f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_HTIF</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td></tr>
<tr class="separator:gace06e230342a7834eaa9cefff2f14f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memItemLeft" align="right" valign="top"><a id="gae3081cb8d428c80ac010d746cfa5dc80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TCIF</b>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td></tr>
<tr class="separator:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Macro Functions</h2></td></tr>
<tr class="memitem:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_gacdb854e2d6d37b0075af10000f6ea91b.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gacdb854e2d6d37b0075af10000f6ea91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a peripheral data register to a DMA stream.  <a href="group__STM32F1xx__DMA_gacdb854e2d6d37b0075af10000f6ea91b.html#gacdb854e2d6d37b0075af10000f6ea91b">More...</a><br /></td></tr>
<tr class="separator:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6862a2cc69df434d4e20861b0712696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_gaa6862a2cc69df434d4e20861b0712696.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gaa6862a2cc69df434d4e20861b0712696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a memory destination to a DMA stream.  <a href="group__STM32F1xx__DMA_gaa6862a2cc69df434d4e20861b0712696.html#gaa6862a2cc69df434d4e20861b0712696">More...</a><br /></td></tr>
<tr class="separator:gaa6862a2cc69df434d4e20861b0712696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga2ad60a96fb0f48bd276cb15af058656e.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(dmastp,  size)</td></tr>
<tr class="memdesc:ga2ad60a96fb0f48bd276cb15af058656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of transfers to be performed.  <a href="group__STM32F1xx__DMA_ga2ad60a96fb0f48bd276cb15af058656e.html#ga2ad60a96fb0f48bd276cb15af058656e">More...</a><br /></td></tr>
<tr class="separator:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_gaa82284b4479d26ae6fa4351227dcc9c7.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(dmastp)&#160;&#160;&#160;((size_t)((dmastp)-&gt;channel-&gt;CNDTR))</td></tr>
<tr class="memdesc:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of transfers to be performed.  <a href="group__STM32F1xx__DMA_gaa82284b4479d26ae6fa4351227dcc9c7.html#gaa82284b4479d26ae6fa4351227dcc9c7">More...</a><br /></td></tr>
<tr class="separator:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c328a560450555e91ccab4e90ce23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga0c328a560450555e91ccab4e90ce23d0.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(dmastp,  mode)</td></tr>
<tr class="memdesc:ga0c328a560450555e91ccab4e90ce23d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programs the stream mode settings.  <a href="group__STM32F1xx__DMA_ga0c328a560450555e91ccab4e90ce23d0.html#ga0c328a560450555e91ccab4e90ce23d0">More...</a><br /></td></tr>
<tr class="separator:ga0c328a560450555e91ccab4e90ce23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38612b9b7bc723229284468b9c1ae479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga38612b9b7bc723229284468b9c1ae479.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(dmastp)</td></tr>
<tr class="memdesc:ga38612b9b7bc723229284468b9c1ae479"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream enable.  <a href="group__STM32F1xx__DMA_ga38612b9b7bc723229284468b9c1ae479.html#ga38612b9b7bc723229284468b9c1ae479">More...</a><br /></td></tr>
<tr class="separator:ga38612b9b7bc723229284468b9c1ae479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_ga9c635c5c2baaf634036e4a0d71f92a53.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(dmastp)</td></tr>
<tr class="memdesc:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream disable.  <a href="group__STM32F1xx__DMA_ga9c635c5c2baaf634036e4a0d71f92a53.html#ga9c635c5c2baaf634036e4a0d71f92a53">More...</a><br /></td></tr>
<tr class="separator:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_gae7deabf8a871af095b5dfffd91b3ad3e.html#gae7deabf8a871af095b5dfffd91b3ad3e">dmaStreamClearInterrupt</a>(dmastp)</td></tr>
<tr class="memdesc:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream interrupt sources clear.  <a href="group__STM32F1xx__DMA_gae7deabf8a871af095b5dfffd91b3ad3e.html#gae7deabf8a871af095b5dfffd91b3ad3e">More...</a><br /></td></tr>
<tr class="separator:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a9d820558dcddb367433260a114f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_gaa5a9d820558dcddb367433260a114f7e.html#gaa5a9d820558dcddb367433260a114f7e">dmaStartMemCopy</a>(dmastp,  mode,  src,  dst,  n)</td></tr>
<tr class="memdesc:gaa5a9d820558dcddb367433260a114f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a memory to memory operation using the specified stream.  <a href="group__STM32F1xx__DMA_gaa5a9d820558dcddb367433260a114f7e.html#gaa5a9d820558dcddb367433260a114f7e">More...</a><br /></td></tr>
<tr class="separator:gaa5a9d820558dcddb367433260a114f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__DMA_gab1cc27c1741fb2d5d6a057c323a9f24b.html#gab1cc27c1741fb2d5d6a057c323a9f24b">dmaWaitCompletion</a>(dmastp)</td></tr>
<tr class="memdesc:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polled wait for DMA transfer end.  <a href="group__STM32F1xx__DMA_gab1cc27c1741fb2d5d6a057c323a9f24b.html#gab1cc27c1741fb2d5d6a057c323a9f24b">More...</a><br /></td></tr>
<tr class="separator:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This DMA helper driver is used by the other drivers in order to access the shared DMA resources in a consistent way.</p>
<h1><a class="anchor" id="stm32f1xx_dma_1"></a>
Supported HW resources</h1>
<p>The DMA driver can support any of the following hardware resources:</p><ul>
<li>DMA1.</li>
<li>DMA2 (where present).</li>
</ul>
<h1><a class="anchor" id="stm32f1xx_dma_2"></a>
STM32F1xx DMA driver implementation features</h1>
<ul>
<li>Exports helper functions/macros to the other drivers that share the DMA resource.</li>
<li>Automatic DMA clock stop when not in use by any driver.</li>
<li>DMA streams and interrupt vectors sharing among multiple drivers.</li>
</ul>
<p>DMA sharing helper driver. In the STM32 the DMA streams are a shared resource, this driver allows to allocate and free DMA streams at runtime in order to allow all the other device drivers to coordinate the access to the resource. </p><dl class="section note"><dt>Note</dt><dd>The DMA ISR handlers are all declared into this module because sharing, the various device drivers can associate a callback to ISRs when allocating streams. </dd></dl>
</div><!-- contents -->
<div class="ttc" id="agroup__STM32F1xx__DMA_html_ga237d6322efa2980b375d17c6ea357e97"><div class="ttname"><a href="group__STM32F1xx__DMA.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a></div><div class="ttdeci">#define STM32_DMA_ISR_MASK</div><div class="ttdoc">Mask of the ISR bits passed to the DMA callback functions.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:48</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
