<HTML>
<HEAD><TITLE>Bitgen Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Bgn"></A>BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jun 23 23:00:41 2024


Command: bitgen -g RamCfg:Reset -path C:/Users/Denisa/Desktop/GITHUB/licenta_sistem_digital/diamond -w -s ../security_setting/CS_project.secproj -jedec -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 

Loading design for application Bitgen from file CS_project_CS_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from CS_project_CS_implementation.prf.
INFO -  SW_XO3D_SECURITY_ENCRYPTION *IS* controlled by se5c00.acd ###
WARNING -  SW_XO3D_SECURITY_ENCRYPTION license_securityIP NONE

<A name="bgn_ps"></A>
<B><U><big>Preference Summary:</big></U></B>

+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           66.5  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|       CUR_DESIGN_BOOT_LOCATION  |                      IMAGE_0**  |
+---------------------------------+---------------------------------+
|   BACKGROUND_RECONFIG_SECURITY  |                          OFF**  |
+---------------------------------+---------------------------------+
|               SLAVE_IDLE_TIMER  |                            0**  |
+---------------------------------+---------------------------------+
|MASTER_PREAMBLE_DETECTION_TIMER  |                            0**  |
+---------------------------------+---------------------------------+
|MASTER_PREAMBLE_DETECTION_RETRY  |                            0**  |
+---------------------------------+---------------------------------+
|                     SFDP_CHECK  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|             SPIM_ADDRESS_32BIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                   PRIMARY_BOOT  |                      IMAGE_0**  |
+---------------------------------+---------------------------------+
|                 SECONDARY_BOOT  |                         NONE**  |
+---------------------------------+---------------------------------+
|               ROLLBACK_CONTROL  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|              I2C_GLITCH_FILTER  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        I2C_GLITCH_FILTER_RANGE  |                    R_16_50NS**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "CS_project_CS_implementation_a.jed".
 
===========
UFM Summary.
===========
UFM Size:        3582 Pages (128*3582 Bits).
EBR: BITGEN_DUMMY_COMP_EBR_R8C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C47 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C47 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C47 => WID = 0b0000000000, its value = 0
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 3582 Pages (Page 0 to Page 3581).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 1708032 bits for this design


Jedec File [0]: CS_project_CS_implementation.fea
Jedec File [1]: CS_project_CS_implementation_a.jed
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 197 MB



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
