{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493125662638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493125662647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:07:42 2017 " "Processing started: Tue Apr 25 21:07:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493125662647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493125662647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493125662647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493125663057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_01_interface/interface_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _01_interface/interface_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_bsp " "Found entity 1: Interface_bsp" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Clock.v(36) " "Verilog HDL information at Drive_Clock.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493125674466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Clock " "Found entity 1: Drive_Clock" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "App_Led.v(29) " "Verilog HDL information at App_Led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_03_App/App_Led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493125674467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_03_app/app_led.v 1 1 " "Found 1 design units, including 1 entities, in source file _03_app/app_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 App_Led " "Found entity 1: App_Led" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_03_App/App_Led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Uart_Top " "Found entity 1: Drive_Uart_Top" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "_02_Drive/Drive_Uart/uart_tx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "_02_Drive/Drive_Uart/clkdiv.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Uart_Buff.v(58) " "Verilog HDL information at Drive_Uart_Buff.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493125674476 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Uart_Buff.v(116) " "Verilog HDL information at Drive_Uart_Buff.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493125674477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Uart_Buff.v(179) " "Verilog HDL information at Drive_Uart_Buff.v(179): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493125674477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_uart_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_uart_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Uart_Buff " "Found entity 1: Drive_Uart_Buff" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125674478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125674478 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dataout packed uart_rx.v(14) " "Verilog HDL Port Declaration warning at uart_rx.v(14): data type declaration for \"dataout\" declares packed dimensions but the port declaration declaration does not" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1493125674478 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataout uart_rx.v(10) " "HDL info at uart_rx.v(10): see declaration for object \"dataout\"" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125674478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface_bsp " "Elaborating entity \"Interface_bsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493125674533 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_led_bus\[4..3\] Interface_bsp.v(22) " "Output port \"out_led_bus\[4..3\]\" at Interface_bsp.v(22) has no driver" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493125674534 "|Interface_bsp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Clock Drive_Clock:Drive_Clock0 " "Elaborating entity \"Drive_Clock\" for hierarchy \"Drive_Clock:Drive_Clock0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Clock0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "App_Led App_Led:App_Led0 " "Elaborating entity \"App_Led\" for hierarchy \"App_Led:App_Led0\"" {  } { { "_01_Interface/Interface_bsp.v" "App_Led0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 App_Led.v(39) " "Verilog HDL assignment warning at App_Led.v(39): truncated value with size 32 to match size of target (16)" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_03_App/App_Led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674537 "|Interface_bsp|App_Led:App_Led0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Uart_Top Drive_Uart_Top:Drive_Uart_Top0 " "Elaborating entity \"Drive_Uart_Top\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Uart_Top0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv " "Elaborating entity \"clkdiv\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "clkdiv" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "uart_rx" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx Drive_Uart_Top:Drive_Uart_Top0\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|uart_tx:uart_tx\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "uart_tx" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Uart_Buff Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff " "Elaborating entity \"Drive_Uart_Buff\" for hierarchy \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Top.v" "Drive_Uart_Buff" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125674559 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "set_shifty Drive_Uart_Buff.v(44) " "Verilog HDL warning at Drive_Uart_Buff.v(44): object set_shifty used but never assigned" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 44 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Uart_Buff.v(82) " "Verilog HDL Case Statement warning at Drive_Uart_Buff.v(82): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(87) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(87): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_cnt Drive_Uart_Buff.v(58) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(58): inferring latch(es) for variable \"receive_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_time_over Drive_Uart_Buff.v(58) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(58): inferring latch(es) for variable \"receive_time_over\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_buff_flag Drive_Uart_Buff.v(58) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(58): inferring latch(es) for variable \"receive_buff_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led Drive_Uart_Buff.v(58) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(58): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Drive_Uart_Buff.v(106) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(106): truncated value with size 32 to match size of target (16)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_ms Drive_Uart_Buff.v(96) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(96): inferring latch(es) for variable \"cnt_ms\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Uart_Buff.v(129) " "Verilog HDL Case Statement warning at Drive_Uart_Buff.v(129): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 129 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_start_flag Drive_Uart_Buff.v(116) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(116): inferring latch(es) for variable \"send_start_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_phase Drive_Uart_Buff.v(116) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(116): inferring latch(es) for variable \"set_phase\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674565 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_vpp Drive_Uart_Buff.v(116) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(116): inferring latch(es) for variable \"set_vpp\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_freq Drive_Uart_Buff.v(116) " "Verilog HDL Always Construct warning at Drive_Uart_Buff.v(116): inferring latch(es) for variable \"set_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(184) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(184): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(192) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(192): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(197) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(197): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(202) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(202): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(207) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(207): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(212) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(212): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(217) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(217): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(222) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(222): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Uart_Buff.v(227) " "Verilog HDL assignment warning at Drive_Uart_Buff.v(227): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "set_shifty 0 Drive_Uart_Buff.v(44) " "Net \"set_shifty\" at Drive_Uart_Buff.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674566 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[8\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[8\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[9\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[9\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[10\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[10\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[11\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[11\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[12\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[12\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[13\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[13\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[14\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[14\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[15\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[15\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[16\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[16\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[17\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[17\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[18\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[18\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[19\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[19\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[20\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[20\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[21\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[21\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[22\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[22\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[23\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[23\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[24\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[24\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[25\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[25\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[26\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[26\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[27\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[27\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[28\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[28\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[29\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[29\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[30\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[30\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_freq\[31\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_freq\[31\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674567 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[8\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[8\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[9\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[9\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[10\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[10\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[11\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[11\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[12\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[12\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[13\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[13\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[14\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[14\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_vpp\[15\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_vpp\[15\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674568 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[8\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[8\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[9\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[9\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[10\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[10\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[11\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[11\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[12\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[12\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[13\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[13\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[14\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[14\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_phase\[15\] Drive_Uart_Buff.v(123) " "Inferred latch for \"set_phase\[15\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[8\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674569 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[7\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[6\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674570 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[5\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[4\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674571 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[3\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[2\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674572 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[1\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[0\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[0\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[1\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[1\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[2\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[2\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[3\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[3\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[4\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[4\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[5\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[5\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[6\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[6\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[7\] Drive_Uart_Buff.v(123) " "Inferred latch for \"send_buff\[0\]\[7\]\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674573 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_start_flag Drive_Uart_Buff.v(123) " "Inferred latch for \"send_start_flag\" at Drive_Uart_Buff.v(123)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[0\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[0\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[1\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[1\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[2\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[2\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[3\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[3\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[4\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[4\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[5\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[5\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[6\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[6\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[7\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[7\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[8\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[8\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[9\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[9\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[10\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[10\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[11\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[11\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[12\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[12\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[13\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[13\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[14\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[14\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_ms\[15\] Drive_Uart_Buff.v(96) " "Inferred latch for \"cnt_ms\[15\]\" at Drive_Uart_Buff.v(96)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674574 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[5\]\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[5\]\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[4\]\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[4\]\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674575 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[3\]\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[3\]\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[2\]\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[2\]\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674576 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[1\]\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[1\]\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff\[0\]\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff\[0\]\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_buff_flag Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_buff_flag\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_time_over Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_time_over\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[0\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[0\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[1\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[1\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[2\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[2\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[3\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[3\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[4\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[4\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[5\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[5\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[6\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[6\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_cnt\[7\] Drive_Uart_Buff.v(58) " "Inferred latch for \"receive_cnt\[7\]\" at Drive_Uart_Buff.v(58)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674577 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led Drive_Uart_Buff.v(67) " "Inferred latch for \"led\" at Drive_Uart_Buff.v(67)" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493125674578 "|Interface_bsp|Drive_Uart_Top:Drive_Uart_Top0|Drive_Uart_Buff:Drive_Uart_Buff"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod2" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676006 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "App_Led:App_Led0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"App_Led:App_Led0\|Mod0\"" {  } { { "_03_App/App_Led.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_03_App/App_Led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676006 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Mod0\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676006 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod0" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676006 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493125676006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676059 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493125676059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_9af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "App_Led:App_Led0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"App_Led:App_Led0\|lpm_divide:Mod0\"" {  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_03_App/App_Led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "App_Led:App_Led0\|lpm_divide:Mod0 " "Instantiated megafunction \"App_Led:App_Led0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676340 ""}  } { { "_03_App/App_Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_03_App/App_Led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493125676340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/lpm_divide_bbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_k7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676451 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493125676451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125676545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 29 " "Parameter \"LPM_WIDTHD\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125676546 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493125676546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/lpm_divide_qcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493125676708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493125676708 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493125677477 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[4\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[4\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[6\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[6\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[7\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[2\]\[7\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[3\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[3\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[6\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[6\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[1\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[1\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[2\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[2\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[5\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[5\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[0\] " "Duplicate LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[0\]\" merged with LATCH primitive \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[0\]\"" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493125677545 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1493125677545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677550 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[1\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677550 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[2\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677551 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[3\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677551 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677552 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_start_flag " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_start_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677552 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677552 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677553 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677553 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_time_over " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_time_over has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Ports D and ENA on the latch are fed by the same signal Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677554 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677554 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[1\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677554 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[2\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677555 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[3\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677555 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[4\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677555 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[5\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677556 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[6\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677556 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[7\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677556 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[8\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677557 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[9\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677557 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[10\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677558 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[11\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677558 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[12\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677558 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[13\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677559 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[14\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677559 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[15\] " "Latch Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Clock:Drive_Clock0\|clk_ms " "Ports D and ENA on the latch are fed by the same signal Drive_Clock:Drive_Clock0\|clk_ms" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493125677559 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493125677559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_led_bus\[3\] GND " "Pin \"out_led_bus\[3\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493125680578 "|Interface_bsp|out_led_bus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_led_bus\[4\] GND " "Pin \"out_led_bus\[4\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493125680578 "|Interface_bsp|out_led_bus[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493125680578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493125680757 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_15_result_int\[1\]~18" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_k7f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~20 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~20\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_16_result_int\[0\]~20" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_k7f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_17_result_int\[1\]~28" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_9af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_c4f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[7\]~46" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[6\]~48" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[5\]~50" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[4\]~52" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[3\]~54" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[2\]~56" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[1\]~58" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_31_result_int\[0\]~60" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/db/alt_u_div_iaf.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125682751 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1493125682751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/output_files/Project.map.smsg " "Generated suppressed messages file E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493125682882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493125683082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125683082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[1\] " "No output dependent on input pin \"in_key_bus\[1\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125683200 "|Interface_bsp|in_key_bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[2\] " "No output dependent on input pin \"in_key_bus\[2\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125683200 "|Interface_bsp|in_key_bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[3\] " "No output dependent on input pin \"in_key_bus\[3\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125683200 "|Interface_bsp|in_key_bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[4\] " "No output dependent on input pin \"in_key_bus\[4\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125683200 "|Interface_bsp|in_key_bus[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493125683200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1320 " "Implemented 1320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493125683202 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493125683202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1308 " "Implemented 1308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493125683202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493125683202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493125683274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:08:03 2017 " "Processing ended: Tue Apr 25 21:08:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493125683274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493125683274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493125683274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493125683274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493125685551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493125685560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:08:05 2017 " "Processing started: Tue Apr 25 21:08:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493125685560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493125685560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493125685560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493125685691 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1493125685692 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1493125685692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1493125685803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE22E22C8 " "Selected device EP4CE22E22C8 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493125685834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493125685935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493125685935 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493125686160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493125686286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493125686286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493125686286 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493125686286 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2645 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493125686293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2647 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493125686293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2649 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493125686293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2651 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493125686293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2653 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493125686293 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493125686293 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493125686295 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1493125687347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493125687349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493125687350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|datab " "Node \"Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125687362 ""} { "Warning" "WSTA_SCC_NODE" "Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|combout " "Node \"Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125687362 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1493125687362 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493125687370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493125687372 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493125687372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""}  } { { "_01_Interface/Interface_bsp.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_01_Interface/Interface_bsp.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2639 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493125687487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "Automatically promoted node Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|uart_rx:uart_rx\|rdsig" {  } { { "_02_Drive/Drive_Uart/uart_rx.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/uart_rx.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout~0 " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout~0" {  } { { "_02_Drive/Drive_Uart/clkdiv.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/clkdiv.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 1814 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493125687487 ""}  } { { "_02_Drive/Drive_Uart/clkdiv.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/clkdiv.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 225 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493125687487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_ms  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[3\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[4\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[2\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[5\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[6\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[7\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[1\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[0\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_thread_cnt\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 179 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Add1~14 " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|Add1~14" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2408 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\]~0 " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\]~0" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2409 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1493125687487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493125687487 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493125687487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\]~1  " "Automatically promoted node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493125687488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[1\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[2\] " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|cnt_ms\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493125687488 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2410 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493125687488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[0\]~4  " "Automatically promoted node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_buff\[1\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493125687489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_start_flag " "Destination node Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|send_start_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493125687489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493125687489 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 0 { 0 ""} 0 2126 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493125687489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493125688030 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493125688031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493125688031 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493125688033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493125688034 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493125688036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493125688036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493125688036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493125688126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1493125688128 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493125688128 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493125688207 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493125688215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493125689850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493125690247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493125690276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493125694364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493125694365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493125694962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493125697395 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493125697395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493125700630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493125700631 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493125700631 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493125700671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493125700759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493125701099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493125701175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493125701602 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493125702610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/output_files/Project.fit.smsg " "Generated suppressed messages file E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493125703252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1704 " "Peak virtual memory: 1704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493125703872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:08:23 2017 " "Processing ended: Tue Apr 25 21:08:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493125703872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493125703872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493125703872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493125703872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493125705934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493125705943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:08:25 2017 " "Processing started: Tue Apr 25 21:08:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493125705943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493125705943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493125705943 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493125707246 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493125707305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493125707714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:08:27 2017 " "Processing ended: Tue Apr 25 21:08:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493125707714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493125707714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493125707714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493125707714 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493125708342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493125709910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493125709919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:08:29 2017 " "Processing started: Tue Apr 25 21:08:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493125709919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493125709919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493125709919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1493125710052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493125710229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493125710324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493125710324 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1493125710618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1493125710707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1493125710707 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_ms Drive_Clock:Drive_Clock0\|clk_ms " "create_clock -period 1.000 -name Drive_Clock:Drive_Clock0\|clk_ms Drive_Clock:Drive_Clock0\|clk_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_clk_50M in_clk_50M " "create_clock -period 1.000 -name in_clk_50M in_clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_clr in_clr " "create_clock -period 1.000 -name in_clr in_clr" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " "create_clock -period 1.000 -name Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " "create_clock -period 1.000 -name Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " "create_clock -period 1.000 -name Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710717 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|datac " "Node \"Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125710720 ""} { "Warning" "WSTA_SCC_NODE" "Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|combout " "Node \"Drive_Uart_Top0\|Drive_Uart_Buff\|led~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493125710720 ""}  } { { "_02_Drive/Drive_Uart/Drive_Uart_Buff.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/_02_Drive/Drive_Uart/Drive_Uart_Buff.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1493125710720 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1493125710841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493125710844 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1493125710845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1493125710855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1493125710995 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1493125710995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -66.418 " "Worst-case setup slack is -66.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.418            -519.607 in_clk_50M  " "  -66.418            -519.607 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.397            -313.923 Drive_Clock:Drive_Clock0\|clk_ms  " "   -9.397            -313.923 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.035            -148.292 in_clr  " "   -8.035            -148.292 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.445             -38.279 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "   -5.445             -38.279 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.925             -11.636 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "   -4.925             -11.636 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.039             -79.728 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -4.039             -79.728 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125711000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "    0.331               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 in_clr  " "    0.350               0.000 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.454               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "    0.455               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 in_clk_50M  " "    0.466               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "    0.793               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125711015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.190 " "Worst-case recovery slack is -1.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.190             -47.666 in_clk_50M  " "   -1.190             -47.666 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114             -16.587 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -1.114             -16.587 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988              -0.988 Drive_Clock:Drive_Clock0\|clk_ms  " "   -0.988              -0.988 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125711021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.840 " "Worst-case removal slack is 0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "    0.840               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 in_clk_50M  " "    0.968               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    1.078               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125711027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.889 in_clk_50M  " "   -3.000             -72.889 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 in_clr  " "   -3.000              -3.000 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.487             -52.045 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -50.558 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -1.487             -50.558 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "    0.241               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "    0.348               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125711032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1493125711759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1493125711796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1493125712329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1493125712529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1493125712529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.514 " "Worst-case setup slack is -60.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.514            -473.126 in_clk_50M  " "  -60.514            -473.126 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.794            -290.426 Drive_Clock:Drive_Clock0\|clk_ms  " "   -8.794            -290.426 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.360            -136.983 in_clr  " "   -7.360            -136.983 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.222             -35.264 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "   -5.222             -35.264 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.641             -11.019 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "   -4.641             -11.019 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619             -71.905 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -3.619             -71.905 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125712540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 in_clr  " "    0.197               0.000 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "    0.290               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.402               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "    0.403               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 in_clk_50M  " "    0.418               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "    0.718               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125712560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.994 " "Worst-case recovery slack is -0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -39.309 in_clk_50M  " "   -0.994             -39.309 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898             -13.252 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -0.898             -13.252 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812              -0.812 Drive_Clock:Drive_Clock0\|clk_ms  " "   -0.812              -0.812 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125712572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.952 " "Worst-case removal slack is 0.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "    0.952               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 in_clk_50M  " "    1.042               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    1.165               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125712583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.889 in_clk_50M  " "   -3.000             -72.889 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 in_clr  " "   -3.000              -3.000 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.141 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.487             -53.141 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -50.558 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -1.487             -50.558 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "    0.051               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "    0.259               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125712594 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1493125713453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1493125713718 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1493125713718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.481 " "Worst-case setup slack is -28.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.481            -204.511 in_clk_50M  " "  -28.481            -204.511 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.855            -112.898 Drive_Clock:Drive_Clock0\|clk_ms  " "   -3.855            -112.898 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.389             -60.394 in_clr  " "   -3.389             -60.394 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994              -9.208 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "   -1.994              -9.208 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808              -3.626 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "   -1.808              -3.626 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220             -16.878 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -1.220             -16.878 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125713735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 in_clk_50M  " "    0.022               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 in_clr  " "    0.087               0.000 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "    0.162               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.186               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "    0.201               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "    0.253               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125713761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.740 " "Worst-case recovery slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740             -30.731 in_clk_50M  " "   -0.740             -30.731 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711              -0.711 Drive_Clock:Drive_Clock0\|clk_ms  " "   -0.711              -0.711 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700             -12.412 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -0.700             -12.412 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125713779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.229 " "Worst-case removal slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "    0.229               0.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 in_clk_50M  " "    0.256               0.000 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 Drive_Clock:Drive_Clock0\|clk_ms  " "    0.305               0.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125713796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.669 in_clk_50M  " "   -3.000             -52.669 in_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 in_clr  " "   -3.000              -3.000 in_clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 Drive_Clock:Drive_Clock0\|clk_ms  " "   -1.000             -35.000 Drive_Clock:Drive_Clock0\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout  " "   -1.000             -34.000 Drive_Uart_Top:Drive_Uart_Top0\|clkdiv:clkdiv\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\]  " "    0.361               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\]  " "    0.397               0.000 Drive_Uart_Top:Drive_Uart_Top0\|Drive_Uart_Buff:Drive_Uart_Buff\|receive_buff\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493125713813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493125715289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493125715290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493125715591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:08:35 2017 " "Processing ended: Tue Apr 25 21:08:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493125715591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493125715591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493125715591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493125715591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493125717834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493125717843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:08:37 2017 " "Processing started: Tue Apr 25 21:08:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493125717843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493125717843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493125717843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_slow.vo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_slow.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125718841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_slow.vo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_slow.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125719089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_fast.vo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_fast.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125719330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125719571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_v_slow.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_v_slow.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125719745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_v_slow.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_v_slow.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125719916 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_v_fast.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_v_fast.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125720086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_v.sdo E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/ simulation " "Generated file Project_v.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/_03_Usart/_02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493125720259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493125720321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:08:40 2017 " "Processing ended: Tue Apr 25 21:08:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493125720321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493125720321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493125720321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493125720321 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus II Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493125720992 ""}
