Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Aug 21 14:47:46 2023
| Host         : gaphs24.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_methodology -file accelerator_methodology_drc_routed.rpt -pb accelerator_methodology_drc_routed.pb -rpx accelerator_methodology_drc_routed.rpx
| Design       : accelerator
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2310
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-14 | Critical Warning | LUT on the clock tree         | 8          |
| DPIR-1    | Warning          | Asynchronous driver check     | 1296       |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 3          |
| TIMING-16 | Warning          | Large setup violation         | 1000       |
| TIMING-18 | Warning          | Missing input or output delay | 3          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Critical Warning
LUT on the clock tree  
The LUT CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Critical Warning
LUT on the clock tree  
The LUT CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Critical Warning
LUT on the clock tree  
The LUT CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Critical Warning
LUT on the clock tree  
The LUT CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Critical Warning
LUT on the clock tree  
The LUT CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Critical Warning
LUT on the clock tree  
The LUT IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#153 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#154 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#155 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#156 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#157 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#158 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#159 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#160 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#161 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#162 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#163 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#164 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#165 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#166 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#167 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#168 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#169 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#170 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#171 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#172 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#173 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#174 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#175 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#176 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#177 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#178 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#179 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#180 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#181 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#182 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#183 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#184 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#185 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#186 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#187 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#188 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#189 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#190 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#191 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#192 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#193 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#194 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#195 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#196 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#197 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#198 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#199 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#200 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#201 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#202 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#203 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#204 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#205 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#206 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#207 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#208 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#209 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#210 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#211 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#212 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#213 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#214 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#215 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#216 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#217 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#218 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#219 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#220 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#221 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#222 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#223 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#224 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#225 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#226 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#227 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#228 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#229 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#230 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#231 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#232 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#233 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#234 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#235 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#236 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#237 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#238 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#239 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#240 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#241 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#242 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#243 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#244 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#245 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#246 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#247 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#248 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#249 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#250 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#251 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#252 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#253 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#254 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#255 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#256 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#257 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#258 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#259 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#260 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#261 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#262 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#263 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#264 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#265 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#266 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#267 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#268 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#269 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#270 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#271 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#272 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#273 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#274 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#275 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#276 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#277 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#278 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#279 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#280 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#281 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#282 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#283 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#284 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#285 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#286 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#287 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#288 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#289 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#290 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#291 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#292 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#293 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#294 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#295 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#296 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#297 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#298 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#299 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#300 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#301 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#302 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#303 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#304 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#305 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#306 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#307 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#308 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#309 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#310 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#311 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#312 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#313 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#314 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#315 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#316 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#317 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#318 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#319 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#320 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#321 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#322 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#323 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#324 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#325 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#326 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#327 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#328 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#329 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#330 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#331 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#332 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#333 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#334 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#335 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#336 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#337 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#338 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#339 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#340 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#341 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#342 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#343 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#344 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#345 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#346 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#347 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#348 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#349 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#350 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#351 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#352 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#353 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#354 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#355 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#356 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#357 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#358 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#359 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#360 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#361 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#362 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#363 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#364 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#365 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#366 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#367 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#368 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#369 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#370 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#371 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#372 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#373 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#374 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#375 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#376 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#377 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#378 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#379 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#380 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#381 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#382 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#383 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#384 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#385 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#386 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#387 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#388 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#389 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#390 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#391 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#392 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#393 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#394 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#395 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#396 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#397 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#398 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#399 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#400 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#401 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#402 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#403 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#404 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#405 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#406 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#407 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#408 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#409 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#410 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#411 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#412 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#413 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#414 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#415 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#416 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#417 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#418 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#419 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#420 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#421 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#422 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#423 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#424 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#425 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#426 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#427 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#428 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#429 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#430 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#431 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#432 Warning
Asynchronous driver check  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#433 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#434 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#435 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#436 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#437 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#438 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#439 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#440 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#441 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#442 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#443 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#444 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#445 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#446 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#447 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#448 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#449 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#450 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#451 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#452 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#453 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#454 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#455 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#456 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#457 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#458 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#459 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#460 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#461 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#462 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#463 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#464 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#465 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#466 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#467 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#468 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#469 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#470 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#471 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#472 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#473 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#474 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#475 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#476 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#477 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#478 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#479 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#480 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#481 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#482 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#483 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#484 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#485 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#486 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#487 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#488 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#489 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#490 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#491 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#492 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#493 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#494 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#495 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#496 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#497 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#498 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#499 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#500 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#501 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#502 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#503 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#504 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#505 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#506 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#507 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#508 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#509 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#510 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#511 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#512 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#513 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#514 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#515 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#516 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#517 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#518 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#519 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#520 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#521 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#522 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#523 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#524 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#525 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#526 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#527 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#528 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#529 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#530 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#531 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#532 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#533 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#534 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#535 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#536 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#537 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#538 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#539 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#540 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#541 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#542 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#543 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#544 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#545 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#546 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#547 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#548 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#549 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#550 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#551 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#552 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#553 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#554 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#555 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#556 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#557 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#558 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#559 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#560 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#561 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#562 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#563 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#564 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#565 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#566 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#567 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#568 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#569 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#570 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#571 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#572 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#573 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#574 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#575 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#576 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#577 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#578 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#579 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#580 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#581 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#582 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#583 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#584 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#585 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#586 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#587 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#588 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#589 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#590 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#591 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#592 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#593 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#594 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#595 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#596 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#597 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#598 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#599 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#600 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#601 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#602 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#603 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#604 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#605 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#606 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#607 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#608 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#609 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#610 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#611 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#612 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#613 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#614 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#615 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#616 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#617 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#618 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#619 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#620 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#621 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#622 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#623 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#624 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#625 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#626 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#627 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#628 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#629 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#630 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#631 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#632 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#633 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#634 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#635 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#636 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#637 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#638 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#639 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#640 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#641 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#642 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#643 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#644 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#645 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#646 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#647 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#648 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#649 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#650 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#651 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#652 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#653 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#654 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#655 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#656 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#657 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#658 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#659 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#660 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#661 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#662 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#663 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#664 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#665 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#666 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#667 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#668 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#669 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#670 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#671 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#672 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#673 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#674 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#675 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#676 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#677 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#678 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#679 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#680 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#681 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#682 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#683 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#684 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#685 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#686 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#687 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#688 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#689 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#690 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#691 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#692 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#693 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#694 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#695 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#696 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#697 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#698 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#699 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#700 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#701 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#702 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#703 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#704 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#705 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#706 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#707 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#708 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#709 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#710 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#711 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#712 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#713 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#714 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#715 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#716 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#717 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#718 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#719 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#720 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#721 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#722 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#723 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#724 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#725 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#726 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#727 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#728 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#729 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#730 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#731 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#732 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#733 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#734 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#735 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#736 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#737 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#738 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#739 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#740 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#741 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#742 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#743 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#744 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#745 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#746 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#747 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#748 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#749 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#750 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#751 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#752 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#753 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#754 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#755 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#756 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#757 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#758 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#759 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#760 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#761 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#762 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#763 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#764 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#765 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#766 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#767 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#768 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#769 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#770 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#771 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#772 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#773 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#774 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#775 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#776 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#777 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#778 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#779 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#780 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#781 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#782 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#783 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#784 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#785 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#786 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#787 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#788 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#789 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#790 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#791 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#792 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#793 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#794 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#795 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#796 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#797 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#798 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#799 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#800 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#801 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#802 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#803 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#804 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#805 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#806 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#807 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#808 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#809 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#810 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#811 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#812 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#813 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#814 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#815 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#816 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#817 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#818 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#819 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#820 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#821 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#822 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#823 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#824 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#825 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#826 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#827 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#828 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#829 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#830 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#831 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#832 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#833 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#834 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#835 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#836 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#837 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#838 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#839 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#840 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#841 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#842 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#843 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#844 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#845 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#846 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#847 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#848 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#849 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#850 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#851 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#852 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#853 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#854 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#855 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#856 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#857 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#858 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#859 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#860 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#861 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#862 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#863 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#864 Warning
Asynchronous driver check  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#865 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#866 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#867 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#868 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#869 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#870 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#871 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#872 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#873 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#874 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#875 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#876 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#877 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#878 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#879 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#880 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#881 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#882 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#883 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#884 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#885 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#886 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#887 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#888 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#889 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#890 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#891 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#892 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#893 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#894 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#895 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#896 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#897 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#898 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#899 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#900 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#901 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#902 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#903 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#904 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#905 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#906 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#907 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#908 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#909 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#910 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#911 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#912 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#913 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#914 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#915 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#916 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#917 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#918 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#919 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#920 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#921 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#922 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#923 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#924 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#925 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#926 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#927 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#928 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#929 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#930 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#931 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#932 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#933 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#934 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#935 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#936 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#937 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#938 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#939 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#940 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#941 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#942 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#943 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#944 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#945 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#946 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#947 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#948 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#949 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#950 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#951 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#952 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#953 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#954 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#955 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#956 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#957 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#958 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#959 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#960 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#961 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#962 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#963 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#964 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#965 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#966 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#967 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#968 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#969 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#970 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#971 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#972 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#973 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#974 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#975 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#976 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#977 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#978 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#979 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#980 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#981 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#982 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#983 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#984 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#985 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#986 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#987 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#988 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#989 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#990 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#991 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#992 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#993 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#994 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#995 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#996 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#997 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#998 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#999 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1000 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1001 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1002 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1003 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1004 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1005 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1006 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1007 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1008 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1009 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1010 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1011 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1012 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1013 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1014 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1015 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1016 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1017 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1018 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1019 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1020 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1021 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1022 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1023 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1024 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1025 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1026 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1027 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1028 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1029 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1030 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1031 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1032 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1033 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1034 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1035 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1036 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1037 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1038 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1039 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1040 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1041 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1042 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1043 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1044 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1045 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1046 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1047 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1048 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1049 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1050 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1051 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1052 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1053 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1054 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1055 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1056 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1057 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1058 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1059 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1060 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1061 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1062 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1063 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1064 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1065 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1066 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1067 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1068 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1069 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1070 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1071 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1072 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1073 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1074 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1075 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1076 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1077 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1078 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1079 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1080 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1081 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1082 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1083 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1084 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1085 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1086 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1087 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1088 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1089 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1090 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1091 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1092 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1093 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1094 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1095 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1096 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1097 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1098 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1099 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1100 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1101 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1102 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1103 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1104 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1105 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1106 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1107 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1108 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1109 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1110 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1111 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1112 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1113 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1114 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1115 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1116 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1117 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1118 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1119 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1120 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1121 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1122 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1123 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1124 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1125 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1126 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1127 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1128 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1129 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1130 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1131 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1132 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1133 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1134 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1135 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1136 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1137 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1138 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1139 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1140 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1141 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1142 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1143 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1144 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1145 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1146 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1147 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1148 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1149 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1150 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1151 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1152 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1153 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1154 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1155 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1156 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1157 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1158 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1159 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1160 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1161 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1162 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1163 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1164 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1165 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1166 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1167 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1168 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1169 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1170 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1171 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1172 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1173 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1174 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1175 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1176 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1177 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1178 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1179 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1180 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1181 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1182 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1183 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1184 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1185 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1186 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1187 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1188 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1189 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1190 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1191 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1192 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1193 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1194 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1195 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1196 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1197 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1198 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1199 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1200 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1201 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1202 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1203 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1204 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1205 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1206 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1207 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1208 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1209 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1210 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1211 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1212 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1213 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1214 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1215 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1216 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1217 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1218 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1219 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1220 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1221 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1222 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1223 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1224 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1225 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1226 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1227 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1228 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1229 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1230 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1231 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1232 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1233 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1234 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1235 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1236 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1237 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1238 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1239 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1240 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1241 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1242 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1243 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1244 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1245 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1246 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1247 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1248 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1249 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1250 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1251 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1252 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1253 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1254 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1255 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1256 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1257 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1258 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1259 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1260 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1261 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1262 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1263 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1264 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1265 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1266 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1267 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1268 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1269 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1270 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1271 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1272 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1273 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1274 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1275 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1276 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1277 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1278 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1279 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1280 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1281 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1282 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1283 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1284 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1285 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1286 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1287 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1288 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1289 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1290 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1291 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1292 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1293 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1294 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1295 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#1296 Warning
Asynchronous driver check  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input pin CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CNN/gen_core[1].core/GEN_CONV.CONV/plusOp_i_1__0/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CNN/gen_core[2].core/GEN_CONV.CONV/plusOp_i_1__0/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CNN/gen_core[3].core/GEN_CONV.CONV/plusOp_i_1__0/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between CNN/gen_core[2].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between CNN/gen_core[2].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between CNN/gen_core[2].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between CNN/gen_core[2].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/bram_select_reg_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.346 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/bram_select_reg_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.412 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.414 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/bram_select_reg_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/bram_select_reg_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.428 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.428 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.448 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.453 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,2][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.556 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.570 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.571 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.606 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.620 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.620 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.626 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.639 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[2,2][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.650 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.652 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.663 ns between CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.663 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between CNN/gen_core[1].core/GEN_CONV.CONV/start_mac_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[1,2][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.668 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.672 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.673 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.682 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.683 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEBWE[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.694 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.746 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.751 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/weight_reg[0,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between CNN/gen_core[1].core/GEN_CONV.CONV/FSM_sequential_EA_add_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.774 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.786 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.786 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.792 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.803 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.803 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.809 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.811 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.815 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.838 ns between CNN/gen_core[2].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.842 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.843 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.862 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.863 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.863 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.864 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.884 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.889 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.892 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.893 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.905 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.915 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.921 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.921 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.922 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.934 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.947 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.956 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.983 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.998 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -2.015 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -2.022 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -2.048 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -2.054 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -2.062 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -2.064 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -2.070 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -2.073 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -2.075 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -2.078 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -2.092 ns between CNN/gen_core[2].core/GEN_CONV.CONV/read_weights_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -2.092 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -2.095 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -2.099 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[31] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -2.118 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -2.132 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -2.136 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -2.139 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -2.140 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -2.144 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -2.146 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -2.159 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -2.162 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -2.167 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -2.167 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -2.175 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -2.199 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -2.203 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -2.209 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -2.213 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -2.213 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -2.214 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -2.218 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -2.220 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -2.222 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[29] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -2.239 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -2.249 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -2.259 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -2.283 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -2.286 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -2.293 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -2.294 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -2.312 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -2.313 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -2.325 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -2.327 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -2.330 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -2.330 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -2.333 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -2.349 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -2.353 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -2.363 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -2.368 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -2.368 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -2.370 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -2.374 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -2.382 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -2.384 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -2.384 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -2.398 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -2.402 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -2.404 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -2.405 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -2.407 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -2.409 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -2.412 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -2.427 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -2.435 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -2.435 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -2.437 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -2.445 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -2.446 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -2.450 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -2.457 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -2.472 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -2.474 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -2.495 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -2.499 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -2.507 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -2.509 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -2.516 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -2.521 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -2.521 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -2.522 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -2.524 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -2.529 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between CNN/gen_core[3].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -2.540 ns between CNN/gen_core[1].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][11]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -2.549 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -2.550 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -2.558 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -2.558 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -2.561 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -2.564 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -2.572 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -2.575 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -2.575 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -2.581 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -2.586 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -2.590 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -2.592 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -2.611 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -2.612 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -2.615 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -2.616 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between CNN/gen_core[2].core/GEN_CONV.CONV/reg_config_reg[convs_per_line_convs_per_line_n_channel_1][3]/C (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -2.622 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -2.625 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -2.629 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -2.642 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -2.643 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -2.643 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -2.644 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -2.646 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -2.655 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -2.663 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -2.668 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -2.675 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -2.676 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -2.676 ns between ifmap_ce_reg/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -2.680 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[22] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -2.684 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -2.685 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -2.692 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -2.696 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -2.700 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[20] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -2.700 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -2.708 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -2.711 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -2.728 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[27] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -2.736 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -2.757 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -2.762 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -2.763 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -2.764 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -2.765 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -2.767 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -2.773 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -2.777 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -2.782 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -2.791 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -2.793 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -2.802 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -2.805 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -2.808 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -2.810 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -2.815 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -2.820 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -2.835 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -2.835 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -2.838 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -2.842 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -2.852 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -2.859 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -2.862 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -2.865 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -2.867 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -2.890 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -2.891 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -2.894 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -2.897 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -2.901 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -2.902 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -2.904 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -2.911 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -2.914 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -2.914 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -2.921 ns between CNN/gen_core[3].core/GEN_CONV.CONV/channel_control_reg[1]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -2.922 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -2.923 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -2.926 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -2.926 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -2.936 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -2.936 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -2.938 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -2.942 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -2.946 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -2.948 ns between CNN/gen_core[1].core/GEN_CONV.CONV/channel_control_reg[0]/C (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -2.948 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -2.951 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -2.952 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -2.957 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -2.963 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -2.970 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -2.976 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -2.979 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -2.990 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -2.991 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -2.994 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -2.994 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -3.008 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -3.010 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -3.015 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -3.019 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -3.022 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -3.027 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -3.033 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -3.038 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -3.038 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -3.043 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -3.049 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -3.049 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -3.050 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -3.051 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -3.052 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -3.054 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -3.064 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -3.069 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -3.076 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -3.077 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -3.085 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -3.088 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -3.096 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -3.098 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -3.107 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -3.110 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -3.114 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -3.116 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -3.117 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -3.124 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -3.127 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -3.133 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -3.140 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -3.153 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -3.155 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -3.155 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -3.161 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -3.162 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -3.166 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -3.182 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -3.199 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -3.204 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -3.211 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -3.214 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -3.215 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -3.218 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -3.221 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -3.240 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -3.244 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -3.247 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -3.276 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -3.277 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -3.279 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,2][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -3.289 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -3.295 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -3.298 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -3.309 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -3.313 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -3.320 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -3.336 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[7].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -3.378 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -3.379 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -3.388 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -3.388 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[0,2][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -3.390 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[1,2][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -3.398 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -3.425 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -3.431 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -3.433 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -3.440 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -3.460 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -3.463 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -3.466 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -3.483 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/reg_bias_value_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -3.491 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[34]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -3.504 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -3.509 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -3.518 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -3.518 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -3.519 ns between CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/weight_reg[2,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -3.534 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -3.538 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -3.565 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -3.566 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -3.568 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -3.586 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -3.594 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -3.601 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -3.604 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -3.606 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -3.609 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -3.615 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -3.617 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -3.619 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -3.622 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -3.625 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -3.631 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -3.636 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -3.643 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -3.649 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -3.651 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -3.658 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -3.662 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -3.665 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -3.673 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -3.686 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -3.686 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -3.691 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -3.694 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -3.694 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -3.706 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -3.708 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -3.709 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -3.712 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -3.713 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -3.722 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -3.729 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[33]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -3.739 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -3.740 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -3.742 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -3.743 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -3.748 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -3.748 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -3.757 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -3.760 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -3.761 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -3.762 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -3.770 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -3.775 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -3.784 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -3.790 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -3.792 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -3.796 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -3.801 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -3.812 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -3.813 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -3.821 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -3.841 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -3.845 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -3.854 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -3.864 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -3.864 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -3.868 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -3.873 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -3.873 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -3.876 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -3.882 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -3.884 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -3.884 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -3.885 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -3.895 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -3.901 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -3.908 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -3.909 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -3.915 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -3.920 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -3.923 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -3.923 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -3.927 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -3.944 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -3.949 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[32]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -3.949 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[35]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -3.949 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -3.951 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -3.952 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -3.953 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -3.953 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -3.956 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -3.959 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -3.961 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -3.963 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -3.963 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[35]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -3.967 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -3.967 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -3.970 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -3.974 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -3.976 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -3.979 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -3.988 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -4.001 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -4.002 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -4.008 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -4.016 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -4.016 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -4.017 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -4.023 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -4.028 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -4.030 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -4.033 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -4.048 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -4.059 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -4.065 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -4.071 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -4.074 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -4.083 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -4.093 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -4.100 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -4.104 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -4.107 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -4.118 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -4.122 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -4.138 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -4.142 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -4.144 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -4.144 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -4.144 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -4.148 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -4.162 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -4.165 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -4.169 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -4.183 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -4.183 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[1,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -4.186 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -4.186 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -4.194 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -4.194 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -4.203 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -4.204 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -4.209 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -4.209 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[2,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -4.212 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -4.213 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -4.216 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/buffer_features_reg[0,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -4.230 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -4.231 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -4.232 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -4.258 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -4.269 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -4.270 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -4.274 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -4.276 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -4.280 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -4.291 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[32]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -4.293 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[33]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -4.298 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -4.309 ns between CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/partial1_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -4.321 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[1,1][10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -4.343 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -4.380 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -4.381 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -4.383 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -4.388 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -4.400 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[0,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -4.400 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -4.401 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[34]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -4.415 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -4.436 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[1].core/GEN_CONV.CONV/buffer_features_reg[2,1][13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -4.443 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -4.505 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -4.555 ns between CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK (clocked by sys_clk_pin) and CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on p_reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on p_start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on p_stop relative to clock(s) sys_clk_pin
Related violations: <none>


