create_clock
create_generated_clock
group_path
set_clock_groups
set_clock_latency
set_data_check
set_disable_timing
set_false_path
set_input_delay
set_output_delay
set_max_delay
set_min_delay
set_multicycle_path
set_case_analysis
set_clock_sense
set_clock_uncertainty
set_input_jitter
set_max_time_borrow
set_propagated_clock
set_system_jitter
set_external_delay
set_bus_skew
add_cells_to_pblock
create_pblock
delete_pblock
remove_cells_from_pblock
resize_pblock
create_macro
delete_macros
update_macro
set_package_pin_val
create_debug_core
create_debug_port
connect_debug_port
set_power_opt
set_switching_activity
reset_switching_activity
set_operating_conditions
reset_operating_conditions
add_to_power_rail
create_power_rail
delete_power_rails
get_power_rails
remove_from_power_rail
create_waiver
set
expr
list
filter
current_instance
get_hierarchy_separator
set_hierarchy_separator
get_property
set_property
set_units
endgroup
startgroup
create_property
current_design
set_load
set_logic_dc
set_logic_one
set_logic_zero
set_logic_unconnected
make_diff_pair_ports
get_iobanks
get_package_pins
get_sites
get_bel_pins
get_bels
get_nodes
get_pips
get_site_pins
get_site_pips
get_slrs
get_tiles
get_wires
get_pkgpin_bytegroups
get_pkgpin_nibbles
all_clocks
get_path_groups
get_clocks
get_generated_clocks
get_timing_arcs
get_speed_models
get_pblocks
get_macros
get_noc_interfaces
create_noc_connection
all_cpus
all_dsps
all_fanin
all_fanout
all_hsios
all_inputs
all_outputs
all_rams
all_registers
all_ffs
all_latches
get_cells
get_nets
get_pins
get_ports
get_debug_cores
get_debug_ports
current_instance
expr
list 
set
set_hierarchy_separator
set_units
all_clocks
all_outputs
current_design
get_lib_cells
get_lib_pins
get_libs
-from
-to
-max
-min
-library
set_clock_gating_check
set_clock_transition
set_ideal_latency
set_ideal_network
set_ideal_transition
set_max_fanout
set_drive
set_driving_cell
set_fanout_load
set_input_transition
set_max_area
set_max_capacitance
set_max_transition
set_min_capacitance
set_port_fanout_number
set_resistance
set_timing_derate
set_voltage
set_wire_load_min_block_size
set_wire_load_mode
set_wire_load_model
set_wire_load_selection_group
create_voltage_area
set_level_shifter_strategy
set_level_shifter_threshold
set_max_dynamic_power
set_max_leakage_power

