Analysis & Synthesis report for neural_network_on_fpga
Tue Jul 15 19:19:51 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated
 15. Source assignments for weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated
 16. Source assignments for weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated
 17. Source assignments for weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated
 18. Source assignments for weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated
 19. Source assignments for weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated
 20. Source assignments for weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated
 21. Source assignments for weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated
 22. Source assignments for weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated
 23. Source assignments for weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated
 24. Source assignments for neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 25. Source assignments for neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 26. Source assignments for neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 27. Source assignments for neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 28. Source assignments for neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 29. Source assignments for neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 30. Source assignments for neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 31. Source assignments for neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 32. Source assignments for neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 33. Source assignments for neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated
 34. Parameter Settings for User Entity Instance: weight_mem0:neuron0_weights|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: weight_mem1:neuron1_weights|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: weight_mem2:neuron2_weights|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: weight_mem3:neuron3_weights|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: weight_mem4:neuron4_weights|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: weight_mem5:neuron5_weights|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: weight_mem6:neuron6_weights|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: weight_mem7:neuron7_weights|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: weight_mem8:neuron8_weights|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: weight_mem9:neuron9_weights|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component
 54. Parameter Settings for Inferred Entity Instance: neuron:n0|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: neuron:n1|lpm_mult:Mult0
 56. Parameter Settings for Inferred Entity Instance: neuron:n2|lpm_mult:Mult0
 57. Parameter Settings for Inferred Entity Instance: neuron:n3|lpm_mult:Mult0
 58. Parameter Settings for Inferred Entity Instance: neuron:n4|lpm_mult:Mult0
 59. Parameter Settings for Inferred Entity Instance: neuron:n5|lpm_mult:Mult0
 60. Parameter Settings for Inferred Entity Instance: neuron:n6|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: neuron:n7|lpm_mult:Mult0
 62. Parameter Settings for Inferred Entity Instance: neuron:n8|lpm_mult:Mult0
 63. Parameter Settings for Inferred Entity Instance: neuron:n9|lpm_mult:Mult0
 64. altsyncram Parameter Settings by Entity Instance
 65. lpm_mult Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "neuron:n9"
 67. Port Connectivity Checks: "neuron:n8"
 68. Port Connectivity Checks: "neuron:n7"
 69. Port Connectivity Checks: "neuron:n6"
 70. Port Connectivity Checks: "neuron:n5"
 71. Port Connectivity Checks: "neuron:n4"
 72. Port Connectivity Checks: "neuron:n3"
 73. Port Connectivity Checks: "neuron:n2"
 74. Port Connectivity Checks: "neuron:n1"
 75. Port Connectivity Checks: "neuron:n0"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 15 19:19:51 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; neural_network_on_fpga                         ;
; Top-level Entity Name              ; mnist_nn                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 941                                            ;
;     Total combinational functions  ; 937                                            ;
;     Dedicated logic registers      ; 575                                            ;
; Total registers                    ; 575                                            ;
; Total pins                         ; 291                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 453,120                                        ;
; Embedded Multiplier 9-bit elements ; 20                                             ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+--------------------+------------------------+
; Option                                                           ; Setting            ; Default Value          ;
+------------------------------------------------------------------+--------------------+------------------------+
; Device                                                           ; EP4CE115F29C7      ;                        ;
; Top-level entity name                                            ; mnist_nn           ; neural_network_on_fpga ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V              ;
; Use smart compilation                                            ; Off                ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                      ; Off                ; Off                    ;
; Restructure Multiplexers                                         ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                    ;
; Preserve fewer node names                                        ; On                 ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                         ; Auto               ; Auto                   ;
; Safe State Machine                                               ; Off                ; Off                    ;
; Extract Verilog State Machines                                   ; On                 ; On                     ;
; Extract VHDL State Machines                                      ; On                 ; On                     ;
; Ignore Verilog initial constructs                                ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                     ;
; Parallel Synthesis                                               ; On                 ; On                     ;
; DSP Block Balancing                                              ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                               ; On                 ; On                     ;
; Power-Up Don't Care                                              ; On                 ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                    ;
; Remove Duplicate Registers                                       ; On                 ; On                     ;
; Ignore CARRY Buffers                                             ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                ; Off                    ;
; Ignore SOFT Buffers                                              ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                    ;
; Optimization Technique                                           ; Balanced           ; Balanced               ;
; Carry Chain Length                                               ; 70                 ; 70                     ;
; Auto Carry Chains                                                ; On                 ; On                     ;
; Auto Open-Drain Pins                                             ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                    ;
; Auto ROM Replacement                                             ; On                 ; On                     ;
; Auto RAM Replacement                                             ; On                 ; On                     ;
; Auto DSP Block Replacement                                       ; On                 ; On                     ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                 ; On                     ;
; Strict RAM Replacement                                           ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                    ;
; Auto RAM Block Balancing                                         ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                    ;
; Auto Resource Sharing                                            ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                    ;
; Timing-Driven Synthesis                                          ; On                 ; On                     ;
; Report Parameter Settings                                        ; On                 ; On                     ;
; Report Source Assignments                                        ; On                 ; On                     ;
; Report Connectivity Checks                                       ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                    ;
; Synchronization Register Chain Length                            ; 2                  ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation     ;
; HDL message level                                                ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                    ;
; Clock MUX Protection                                             ; On                 ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                    ;
; Block Design Naming                                              ; Auto               ; Auto                   ;
; SDC constraint protection                                        ; Off                ; Off                    ;
; Synthesis Effort                                                 ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                     ;
+------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; weight_memories/weights_9.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_9.mif ;         ;
; weight_memories/weights_8.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_8.mif ;         ;
; weight_memories/weights_7.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_7.mif ;         ;
; weight_memories/weights_6.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_6.mif ;         ;
; weight_memories/weights_5.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_5.mif ;         ;
; weight_memories/weights_2.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_2.mif ;         ;
; weight_memories/weights_1.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_1.mif ;         ;
; weight_memories/weights_4.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_4.mif ;         ;
; weight_memories/weights_0.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_0.mif ;         ;
; sigmoid_q5_7.mif                 ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_q5_7.mif              ;         ;
; neuron.sv                        ; yes             ; User SystemVerilog HDL File      ; E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv                     ;         ;
; mnist_nn.sv                      ; yes             ; User SystemVerilog HDL File      ; E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv                   ;         ;
; sigmoid_mem.v                    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v                 ;         ;
; weight_memories/weights_3.mif    ; yes             ; User Memory Initialization File  ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weights_3.mif ;         ;
; weight_memories/weight_mem0.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v ;         ;
; weight_memories/weight_mem1.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v ;         ;
; weight_memories/weight_mem2.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v ;         ;
; weight_memories/weight_mem3.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v ;         ;
; weight_memories/weight_mem4.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v ;         ;
; weight_memories/weight_mem5.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v ;         ;
; weight_memories/weight_mem6.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v ;         ;
; weight_memories/weight_mem7.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v ;         ;
; weight_memories/weight_mem8.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v ;         ;
; weight_memories/weight_mem9.v    ; yes             ; User Wizard-Generated File       ; E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/aglobal231.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_jvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_jvb1.tdf        ;         ;
; db/altsyncram_kvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_kvb1.tdf        ;         ;
; db/altsyncram_lvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_lvb1.tdf        ;         ;
; db/altsyncram_mvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_mvb1.tdf        ;         ;
; db/altsyncram_nvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_nvb1.tdf        ;         ;
; db/altsyncram_ovb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_ovb1.tdf        ;         ;
; db/altsyncram_pvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_pvb1.tdf        ;         ;
; db/altsyncram_qvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_qvb1.tdf        ;         ;
; db/altsyncram_rvb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_rvb1.tdf        ;         ;
; db/altsyncram_svb1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_svb1.tdf        ;         ;
; db/altsyncram_hfa1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_hfa1.tdf        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                    ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/multcore.inc                    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intel/quartus/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/Projects/neural-network-on-fpga/quartus_project/db/mult_36t.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 941       ;
;                                             ;           ;
; Total combinational functions               ; 937       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 84        ;
;     -- 3 input functions                    ; 576       ;
;     -- <=2 input functions                  ; 277       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 327       ;
;     -- arithmetic mode                      ; 610       ;
;                                             ;           ;
; Total registers                             ; 575       ;
;     -- Dedicated logic registers            ; 575       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 291       ;
; Total memory bits                           ; 453120    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 20        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 815       ;
; Total fan-out                               ; 8826      ;
; Average fan-out                             ; 3.75      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |mnist_nn                                    ; 937 (168)           ; 575 (10)                  ; 453120      ; 20           ; 0       ; 10        ; 291  ; 0            ; |mnist_nn                                                                                              ; mnist_nn        ; work         ;
;    |neuron:n0|                               ; 91 (90)             ; 69 (68)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n0                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n0|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n0|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n0|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n1|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n1                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n1|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n1|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n1|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n2|                               ; 76 (76)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n2                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n2|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n2|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n2|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n3|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n3                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n3|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n3|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n3|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n4|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n4                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n4|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n4|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n4|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n5|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n5                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n5|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n5|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n5|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n6|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n6                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n6|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n6|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n6|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n7|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n7                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n7|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n7|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n7|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n8|                               ; 76 (76)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n8                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n8|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n8|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n8|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |neuron:n9|                               ; 75 (75)             ; 55 (55)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n9                                                                                    ; neuron          ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n9|lpm_mult:Mult0                                                                     ; lpm_mult        ; work         ;
;          |mult_36t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mnist_nn|neuron:n9|lpm_mult:Mult0|mult_36t:auto_generated                                             ; mult_36t        ; work         ;
;       |sigmoid_mem:sig_mem|                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n9|sigmoid_mem:sig_mem                                                                ; sigmoid_mem     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_hfa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ; altsyncram_hfa1 ; work         ;
;    |weight_mem0:neuron0_weights|             ; 1 (0)               ; 1 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem0:neuron0_weights                                                                  ; weight_mem0     ; work         ;
;       |altsyncram:altsyncram_component|      ; 1 (0)               ; 1 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem0:neuron0_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_jvb1:auto_generated|    ; 1 (1)               ; 1 (1)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated   ; altsyncram_jvb1 ; work         ;
;    |weight_mem1:neuron1_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem1:neuron1_weights                                                                  ; weight_mem1     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem1:neuron1_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_kvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated   ; altsyncram_kvb1 ; work         ;
;    |weight_mem2:neuron2_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem2:neuron2_weights                                                                  ; weight_mem2     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem2:neuron2_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_lvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated   ; altsyncram_lvb1 ; work         ;
;    |weight_mem3:neuron3_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem3:neuron3_weights                                                                  ; weight_mem3     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem3:neuron3_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_mvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated   ; altsyncram_mvb1 ; work         ;
;    |weight_mem4:neuron4_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem4:neuron4_weights                                                                  ; weight_mem4     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem4:neuron4_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_nvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated   ; altsyncram_nvb1 ; work         ;
;    |weight_mem5:neuron5_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem5:neuron5_weights                                                                  ; weight_mem5     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem5:neuron5_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_ovb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated   ; altsyncram_ovb1 ; work         ;
;    |weight_mem6:neuron6_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem6:neuron6_weights                                                                  ; weight_mem6     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem6:neuron6_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_pvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated   ; altsyncram_pvb1 ; work         ;
;    |weight_mem7:neuron7_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem7:neuron7_weights                                                                  ; weight_mem7     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem7:neuron7_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_qvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated   ; altsyncram_qvb1 ; work         ;
;    |weight_mem8:neuron8_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem8:neuron8_weights                                                                  ; weight_mem8     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem8:neuron8_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_rvb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated   ; altsyncram_rvb1 ; work         ;
;    |weight_mem9:neuron9_weights|             ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem9:neuron9_weights                                                                  ; weight_mem9     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem9:neuron9_weights|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_svb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12544       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mnist_nn|weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated   ; altsyncram_svb1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; Name                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                              ;
+---------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; sigmoid_q5_7.mif                 ;
; weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_0.mif ;
; weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_1.mif ;
; weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_2.mif ;
; weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_3.mif ;
; weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_4.mif ;
; weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_5.mif ;
; weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_6.mif ;
; weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_7.mif ;
; weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_8.mif ;
; weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 784          ; 16           ; --           ; --           ; 12544 ; ../weight_memories/weights_9.mif ;
+---------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 10          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 20          ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n0|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n1|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n2|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n3|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n4|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n5|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n6|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n7|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n8|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|neuron:n9|sigmoid_mem:sig_mem ; sigmoid_mem.v                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem0:neuron0_weights   ; weight_memories/weight_mem0.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem1:neuron1_weights   ; weight_memories/weight_mem1.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem2:neuron2_weights   ; weight_memories/weight_mem2.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem3:neuron3_weights   ; weight_memories/weight_mem3.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem4:neuron4_weights   ; weight_memories/weight_mem4.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem5:neuron5_weights   ; weight_memories/weight_mem5.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem6:neuron6_weights   ; weight_memories/weight_mem6.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem7:neuron7_weights   ; weight_memories/weight_mem7.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem8:neuron8_weights   ; weight_memories/weight_mem8.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |mnist_nn|weight_mem9:neuron9_weights   ; weight_memories/weight_mem9.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; neuron:n1|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n2|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n3|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n4|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n5|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n6|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n7|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n8|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; neuron:n9|sigmoid_ready                                                                                   ; Merged with neuron:n0|sigmoid_ready                                                                                   ;
; weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated|rden_a_store   ; Merged with weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated|rden_a_store   ;
; neuron:n1|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n2|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n3|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n4|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n5|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n6|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n7|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n8|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n9|out_ready                                                                                       ; Merged with neuron:n0|out_ready                                                                                       ;
; neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ; Merged with neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|rden_a_store ;
; neuron:n1|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n2|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n3|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n4|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n5|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n6|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n7|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n8|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n9|out_ready_d                                                                                     ; Merged with neuron:n0|out_ready_d                                                                                     ;
; neuron:n1|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n2|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n3|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n4|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n5|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n6|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n7|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n8|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n9|count[9]                                                                                        ; Merged with neuron:n0|count[9]                                                                                        ;
; neuron:n1|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n2|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n3|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n4|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n5|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n6|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n7|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n8|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n9|count[8]                                                                                        ; Merged with neuron:n0|count[8]                                                                                        ;
; neuron:n1|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n2|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n3|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n4|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n5|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n6|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n7|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n8|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n9|count[3]                                                                                        ; Merged with neuron:n0|count[3]                                                                                        ;
; neuron:n1|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n2|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n3|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n4|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n5|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n6|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n7|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n8|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n9|count[2]                                                                                        ; Merged with neuron:n0|count[2]                                                                                        ;
; neuron:n1|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n2|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n3|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n4|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n5|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n6|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n7|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n8|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n9|count[1]                                                                                        ; Merged with neuron:n0|count[1]                                                                                        ;
; neuron:n1|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n2|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n3|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n4|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n5|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n6|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n7|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n8|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n9|count[0]                                                                                        ; Merged with neuron:n0|count[0]                                                                                        ;
; neuron:n1|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n2|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n3|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n4|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n5|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n6|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n7|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n8|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n9|count[7]                                                                                        ; Merged with neuron:n0|count[7]                                                                                        ;
; neuron:n1|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n2|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n3|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n4|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n5|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n6|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n7|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n8|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n9|count[6]                                                                                        ; Merged with neuron:n0|count[6]                                                                                        ;
; neuron:n1|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n2|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n3|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n4|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n5|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n6|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n7|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n8|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n9|count[5]                                                                                        ; Merged with neuron:n0|count[5]                                                                                        ;
; neuron:n1|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n2|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n3|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n4|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n5|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n6|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n7|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n8|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; neuron:n9|count[4]                                                                                        ; Merged with neuron:n0|count[4]                                                                                        ;
; Total Number of Removed Registers = 135                                                                   ;                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 575   ;
; Number of registers using Synchronous Clear  ; 567   ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 320   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 320 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |mnist_nn|neuron:n2|acc[6]              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |mnist_nn|neuron:n0|acc_final[17]       ;
; 3:1                ; 207 bits  ; 414 LEs       ; 207 LEs              ; 207 LEs                ; Yes        ; |mnist_nn|neuron:n8|acc_final[11]       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mnist_nn|inp_count[0]~reg0             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mnist_nn|neuron:n0|count[0]            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |mnist_nn|prediction_confidence         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n0|sigmoid_address[2]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n1|sigmoid_address[7]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n2|sigmoid_address[9]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n3|sigmoid_address[7]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n4|sigmoid_address[0]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n5|sigmoid_address[5]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n6|sigmoid_address[11] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n7|sigmoid_address[1]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n8|sigmoid_address[2]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mnist_nn|neuron:n9|sigmoid_address[6]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem0:neuron0_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_0.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_jvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem1:neuron1_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_1.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem2:neuron2_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_2.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_lvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem3:neuron3_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_3.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_mvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem4:neuron4_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_4.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_nvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem5:neuron5_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_5.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_ovb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem6:neuron6_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_6.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_pvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem7:neuron7_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_7.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_qvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem8:neuron8_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_8.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_rvb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: weight_mem9:neuron9_weights|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 16                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                   ;
; NUMWORDS_A                         ; 784                              ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; ../weight_memories/weights_9.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_svb1                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; sigmoid_q5_7.mif     ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hfa1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n0|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n1|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n2|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n3|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n4|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n5|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n6|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n7|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n8|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n9|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 20                                                            ;
; Entity Instance                           ; weight_mem0:neuron0_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem1:neuron1_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem2:neuron2_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem3:neuron3_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem4:neuron4_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem5:neuron5_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem6:neuron6_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem7:neuron7_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem8:neuron8_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; weight_mem9:neuron9_weights|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 784                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n2|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n3|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n4|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n5|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n6|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n7|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n8|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; neuron:n9|sigmoid_mem:sig_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 10                       ;
; Entity Instance                       ; neuron:n0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n8|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; neuron:n9|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n9"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[15..7]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[2..1]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[6..5]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[4]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[3]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[0]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n8"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[15..10]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[8..5]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[2..0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[4..3]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[9]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n7"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[4..3]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[15..9]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[7..5]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[2..1]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[8]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[0]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n6"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[15..6]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[5..3]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[2]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[1]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[0]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n5"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[15..10]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[8..4]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[9]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[1]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[0]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n4"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[15..2]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n3"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[15..7]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[6..4]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n2"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[5..2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[15..6]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[1]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[0]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n1"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[15..8]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[6..4]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[7]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron:n0"                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bias[15..8]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[1..0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[5..4]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[7]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bias[6]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[3]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bias[2]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; product_q16_16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc_final      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 291                         ;
; cycloneiii_ff         ; 575                         ;
;     CLR               ; 2                           ;
;     ENA SCLR          ; 320                         ;
;     SCLR              ; 237                         ;
;     SCLR SLD          ; 10                          ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 937                         ;
;     arith             ; 610                         ;
;         2 data inputs ; 232                         ;
;         3 data inputs ; 378                         ;
;     normal            ; 327                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 198                         ;
;         4 data inputs ; 84                          ;
; cycloneiii_mac_mult   ; 10                          ;
; cycloneiii_mac_out    ; 10                          ;
; cycloneiii_ram_block  ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 24.30                       ;
; Average LUT depth     ; 3.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Jul 15 19:19:41 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10259): Verilog HDL error at neuron.sv(107): constant value overflow File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 107
Info (12021): Found 1 design units, including 1 entities, in source file neuron.sv
    Info (12023): Found entity 1: neuron File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file mnist_nn.sv
    Info (12023): Found entity 1: mnist_nn File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file sigmoid_mem.v
    Info (12023): Found entity 1: sigmoid_mem File: E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem0.v
    Info (12023): Found entity 1: weight_mem0 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem1.v
    Info (12023): Found entity 1: weight_mem1 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem2.v
    Info (12023): Found entity 1: weight_mem2 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem3.v
    Info (12023): Found entity 1: weight_mem3 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem4.v
    Info (12023): Found entity 1: weight_mem4 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem5.v
    Info (12023): Found entity 1: weight_mem5 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem6.v
    Info (12023): Found entity 1: weight_mem6 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem7.v
    Info (12023): Found entity 1: weight_mem7 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem8.v
    Info (12023): Found entity 1: weight_mem8 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file weight_memories/weight_mem9.v
    Info (12023): Found entity 1: weight_mem9 File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v Line: 40
Info (12127): Elaborating entity "mnist_nn" for the top level hierarchy
Info (12128): Elaborating entity "weight_mem0" for hierarchy "weight_mem0:neuron0_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem0:neuron0_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem0:neuron0_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v Line: 85
Info (12133): Instantiated megafunction "weight_mem0:neuron0_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvb1.tdf
    Info (12023): Found entity 1: altsyncram_jvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_jvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jvb1" for hierarchy "weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_jvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem1" for hierarchy "weight_mem1:neuron1_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 78
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem1:neuron1_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem1:neuron1_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v Line: 85
Info (12133): Instantiated megafunction "weight_mem1:neuron1_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvb1.tdf
    Info (12023): Found entity 1: altsyncram_kvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_kvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kvb1" for hierarchy "weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_kvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem2" for hierarchy "weight_mem2:neuron2_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem2:neuron2_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem2:neuron2_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v Line: 85
Info (12133): Instantiated megafunction "weight_mem2:neuron2_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvb1.tdf
    Info (12023): Found entity 1: altsyncram_lvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_lvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lvb1" for hierarchy "weight_mem2:neuron2_weights|altsyncram:altsyncram_component|altsyncram_lvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem3" for hierarchy "weight_mem3:neuron3_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem3:neuron3_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem3:neuron3_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v Line: 85
Info (12133): Instantiated megafunction "weight_mem3:neuron3_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mvb1.tdf
    Info (12023): Found entity 1: altsyncram_mvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_mvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mvb1" for hierarchy "weight_mem3:neuron3_weights|altsyncram:altsyncram_component|altsyncram_mvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem4" for hierarchy "weight_mem4:neuron4_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem4:neuron4_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem4:neuron4_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v Line: 85
Info (12133): Instantiated megafunction "weight_mem4:neuron4_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvb1.tdf
    Info (12023): Found entity 1: altsyncram_nvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_nvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nvb1" for hierarchy "weight_mem4:neuron4_weights|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem5" for hierarchy "weight_mem5:neuron5_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem5:neuron5_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem5:neuron5_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v Line: 85
Info (12133): Instantiated megafunction "weight_mem5:neuron5_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ovb1.tdf
    Info (12023): Found entity 1: altsyncram_ovb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_ovb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ovb1" for hierarchy "weight_mem5:neuron5_weights|altsyncram:altsyncram_component|altsyncram_ovb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem6" for hierarchy "weight_mem6:neuron6_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem6:neuron6_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem6:neuron6_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v Line: 85
Info (12133): Instantiated megafunction "weight_mem6:neuron6_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvb1.tdf
    Info (12023): Found entity 1: altsyncram_pvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_pvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pvb1" for hierarchy "weight_mem6:neuron6_weights|altsyncram:altsyncram_component|altsyncram_pvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem7" for hierarchy "weight_mem7:neuron7_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem7:neuron7_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem7:neuron7_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v Line: 85
Info (12133): Instantiated megafunction "weight_mem7:neuron7_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvb1.tdf
    Info (12023): Found entity 1: altsyncram_qvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_qvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qvb1" for hierarchy "weight_mem7:neuron7_weights|altsyncram:altsyncram_component|altsyncram_qvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem8" for hierarchy "weight_mem8:neuron8_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem8:neuron8_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem8:neuron8_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v Line: 85
Info (12133): Instantiated megafunction "weight_mem8:neuron8_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rvb1.tdf
    Info (12023): Found entity 1: altsyncram_rvb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_rvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rvb1" for hierarchy "weight_mem8:neuron8_weights|altsyncram:altsyncram_component|altsyncram_rvb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "weight_mem9" for hierarchy "weight_mem9:neuron9_weights" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "weight_mem9:neuron9_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v Line: 85
Info (12130): Elaborated megafunction instantiation "weight_mem9:neuron9_weights|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v Line: 85
Info (12133): Instantiated megafunction "weight_mem9:neuron9_weights|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../weight_memories/weights_9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svb1.tdf
    Info (12023): Found entity 1: altsyncram_svb1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_svb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_svb1" for hierarchy "weight_mem9:neuron9_weights|altsyncram:altsyncram_component|altsyncram_svb1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "neuron" for hierarchy "neuron:n0" File: E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv Line: 123
Info (12128): Elaborating entity "sigmoid_mem" for hierarchy "neuron:n0|sigmoid_mem:sig_mem" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component" File: E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v Line: 85
Info (12133): Instantiated megafunction "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sigmoid_q5_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfa1.tdf
    Info (12023): Found entity 1: altsyncram_hfa1 File: E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_hfa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hfa1" for hierarchy "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated" File: c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n0|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n1|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n2|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n3|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n4|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n5|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n6|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n7|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n8|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n9|Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
Info (12130): Elaborated megafunction instantiation "neuron:n0|lpm_mult:Mult0" File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
Info (12133): Instantiated megafunction "neuron:n0|lpm_mult:Mult0" with the following parameter: File: E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: E:/Projects/neural-network-on-fpga/quartus_project/db/mult_36t.tdf Line: 29
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1493 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 272 output pins
    Info (21061): Implemented 942 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21062): Implemented 20 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Tue Jul 15 19:19:51 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


