#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 14 21:08:11 2021
# Process ID: 15344
# Current directory: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11116 E:\class\Master of ANU\6213_Digital Systems and Microprocessors\my_6213\lab2\arbitrary_clock_divider\test\test.xpr
# Log file: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/vivado.log
# Journal file: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.953 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new
file mkdir E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1
file mkdir {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new}
close [ open {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc} w ]
add_files -fileset constrs_1 {{E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 21:37:20 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 21:37:20 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: overflow_clock_divider
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.059 ; gain = 251.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'overflow_clock_divider' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/sources_1/new/overflow_clock_divider.v:23]
	Parameter THRESHOLD bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'overflow_clock_divider' (1#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/sources_1/new/overflow_clock_divider.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1388.824 ; gain = 302.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1388.824 ; gain = 302.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1388.824 ; gain = 302.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{PACKAGE_PIN', please type 'set_property -help' for usage info. [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc:2]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{PACKAGE_PIN', please type 'set_property -help' for usage info. [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc:4]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{PACKAGE_PIN', please type 'set_property -help' for usage info. [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc:5]
CRITICAL WARNING: [Common 17-170] Unknown option '-dict{PACKAGE_PIN', please type 'set_property -help' for usage info. [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc:6]
Finished Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.srcs/constrs_1/new/test_con.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.379 ; gain = 509.605
5 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1596.379 ; gain = 580.426
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 21:42:01 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 21:42:01 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1643.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04248A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3169.145 ; gain = 1526.078
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_project {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
current_project test
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Mar 14 21:55:10 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project arbitrary_clock_divider
current_project test
close_hw_manager
current_project arbitrary_clock_divider
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04248A
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/impl_1/ClockDividerHB.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/impl_1/ClockDividerHB.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_project test
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:01:52 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 22:01:52 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3269.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04248A
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Mar 14 22:08:16 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3905.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3905.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3905.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3990.980 ; gain = 721.309
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:13:04 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 22:13:05 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:13:50 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 22:13:50 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:14:48 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 22:14:48 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Mar 14 22:17:35 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:19:33 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 22:19:33 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
open_project {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/overflow_clock_divider/overflow_clock_divider.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/overflow_clock_divider'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/overflow_clock_divider/overflow_clock_divider.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
current_project test
open_hw_manager
current_project overflow_clock_divider
close_hw_manager
current_project test
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4053.355 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04248A
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/overflow_clock_divider.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project overflow_clock_divider
close_project
current_project test
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Mar 14 22:36:35 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:37:15 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/synth_1/runme.log
[Sun Mar 14 22:37:15 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/test/test.runs/impl_1/runme.log
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 14 22:53:30 2021] Launched synth_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/synth_1/runme.log
[Sun Mar 14 22:53:30 2021] Launched impl_1...
Run output will be captured here: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4053.355 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04248A
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/impl_1/ClockDividerHB.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/impl_1/ClockDividerHB.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.runs/impl_1/ClockDividerHB.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 22:56:59 2021...
