// Seed: 2290412251
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3
);
  timeprecision 1ps;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    output supply0 id_9
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_9
  );
  assign modCall_1.id_3 = 0;
  assign id_0 = id_2;
  xor primCall (id_9, id_1, id_7, id_6, id_3, id_4, id_2);
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2
);
  logic id_4;
  ;
endmodule
