<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/hwpf/hwp/proc_sbe_errors/proc_sbe_chiplet_init_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2014                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- $Id: proc_sbe_chiplet_init_errors.xml,v 1.3 2014/07/23 19:51:49 jmcgill Exp $ -->
<!-- Halt codes for proc_sbe_chiplet_init.S -->
<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_SBE_MPIPL_CLOCK_START_ERROR</rc>
    <description>
      Procedure: proc_sbe_chiplet_init
      Check that clocks were started to allow AISS access for PCB Fencing failed
    </description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_USE_P1</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError> 
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_SBE_MPIPL_PBC_FENCE_TIMEOUT_ERROR</rc>
    <description>
      Procedure: proc_sbe_chiplet_init
      Check that the PCB Fence was raised for MPIPL reset failed
    </description>
    <sbeError/>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError> 
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_SBE_MPIPL_SECURITY_UNLOCK_ERROR</rc>
    <description>
      Procedure: proc_sbe_chiplet_init
      The security function failed to unlock for MPIPL restart
    </description>
    <sbeError/>
    <collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_USE_P1</collectFfdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>CHIP</target>
    </deconfigure>
    <gard>
      <target>CHIP</target>
    </gard>
  </hwpError> 
</hwpErrors>
