#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 15 19:18:48 2024
# Process ID: 1466004
# Current directory: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2
# Command line: vivado
# Log file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/vivado.log
# Journal file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.xpr
INFO: [Project 1-313] Project file moved from '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/library'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library' instead.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.gen/sources_1', nor could it be found using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.gen/sources_1'.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/library/common/ad_iobuf.v'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/projects/fmcomms2/zed/system_constr.xdc'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/projects/common/zed/zed_system_constr.xdc'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/library/common/ad_iobuf.v'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/projects/fmcomms2/zed/system_constr.xdc'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/projects/common/zed/zed_system_constr.xdc'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/library/common/ad_iobuf.v'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/projects/fmcomms2/zed/system_constr.xdc'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/adi-hdl/projects/common/zed/zed_system_constr.xdc'; using path '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7549.281 ; gain = 85.035 ; free physical = 6068 ; free virtual = 20328
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 15 19:20:34 2024] Launched synth_1...
Run output will be captured here: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/synth_1/runme.log
[Fri Nov 15 19:20:34 2024] Launched impl_1...
Run output will be captured here: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/runme.log
open_bd_design {/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd}
Reading block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd>...
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- user.org:user:side_ch:1.0 - side_ch_0
Adding component instance block -- user.org:user:openofdm_rx:1.0 - openofdm_rx_0
Adding component instance block -- user.org:user:tx_intf:1.0 - tx_intf_0
Adding component instance block -- user.org:user:rx_intf:1.0 - rx_intf_0
Adding component instance block -- user.org:user:xpu:1.0 - xpu_0
Adding component instance block -- user.org:user:openofdm_tx:1.0 - openofdm_tx_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_fmc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Successfully read diagram <system> from block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd>
open_bd_design {/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd}
close_bd_design [get_bd_designs system]
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/ui/bd_c954508f.ui> 
close_project
open_project /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd}
Reading block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd>...
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- user.org:user:side_ch:1.0 - side_ch_0
Adding component instance block -- user.org:user:openofdm_rx:1.0 - openofdm_rx_0
Adding component instance block -- user.org:user:tx_intf:1.0 - tx_intf_0
Adding component instance block -- user.org:user:rx_intf:1.0 - rx_intf_0
Adding component instance block -- user.org:user:xpu:1.0 - xpu_0
Adding component instance block -- user.org:user:openofdm_tx:1.0 - openofdm_tx_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_fmc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Successfully read diagram <system> from block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/zed_fmcs2/src/system.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 20:21:12 2024...
