library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity  Register is
    Port ( inval : in STD_LOGIC;
           outval : out STD_LOGIC;
           set : in STD_LOGIC);
end Register;



	architecture Behavioral of  Register is

begin


end Behavioral;
