
---------- Begin Simulation Statistics ----------
host_inst_rate                                 380597                       # Simulator instruction rate (inst/s)
host_mem_usage                                 368316                       # Number of bytes of host memory used
host_seconds                                    52.55                       # Real time elapsed on the host
host_tick_rate                              452876111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023799                       # Number of seconds simulated
sim_ticks                                 23799232000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4696502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35542.469000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32086.896058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4272063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15085610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               424439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            288891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4349282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135547                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 76874.863892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 73326.634226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2084131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15644572926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              203507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           131304                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5294402971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72203                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 39567.692119                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.012316                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           95144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3764628499                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6984140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48937.620314                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46419.665324                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6356194                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     30730182926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089910                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                627946                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             420195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   9643685471                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996243                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.153040                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6984140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48937.620314                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46419.665324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6356194                       # number of overall hits
system.cpu.dcache.overall_miss_latency    30730182926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089910                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               627946                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            420195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   9643685471                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167856                       # number of replacements
system.cpu.dcache.sampled_refs                 168880                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.153040                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6419520                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525124055000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72165                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13679103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68082.770270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66017.391304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13678807                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20152500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  296                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        78000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59215.614719                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       390000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13679103                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68082.770270                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66017.391304                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13678807                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20152500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   296                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 65                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207511                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.245455                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13679103                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68082.770270                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66017.391304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13678807                       # number of overall hits
system.cpu.icache.overall_miss_latency       20152500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  296                       # number of overall misses
system.cpu.icache.overall_mshr_hits                65                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15184000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.245455                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13678807                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 54908.268673                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3031595330                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 55212                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     88119.520352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 73091.485644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          141                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2924775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.995770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      33191                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2425979500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.995770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 33191                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135779                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       75857.118148                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63353.864105                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          92418                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3289240500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.319350                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        43361                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3078                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2551957000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.296666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   40281                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    58687.002933                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 42946.553986                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2281222491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1669375500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72165                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72165                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.900945                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169111                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        81173.783833                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   67752.837816                       # average overall mshr miss latency
system.l2.demand_hits                           92559                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6214015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.452673                       # miss rate for demand accesses
system.l2.demand_misses                         76552                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3078                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         4977936500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    73472                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.277031                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.194581                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4538.871073                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3188.022371                       # Average occupied blocks per context
system.l2.overall_accesses                     169111                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       81173.783833                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  62241.862469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92559                       # number of overall hits
system.l2.overall_miss_latency             6214015500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.452673                       # miss rate for overall accesses
system.l2.overall_misses                        76552                       # number of overall misses
system.l2.overall_mshr_hits                      3078                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8009531830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.760944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  128684                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.886728                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         48958                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           67                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        55943                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            55212                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          664                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          76363                       # number of replacements
system.l2.sampled_refs                          85720                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7726.893444                       # Cycle average of tags in use
system.l2.total_refs                           162949                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42626                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31930680                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2002119                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2087567                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50478                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2095231                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2110779                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7554                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       213171                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13840578                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.725260                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.721730                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10830359     78.25%     78.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738476      5.34%     83.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       656197      4.74%     88.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       485966      3.51%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       398138      2.88%     94.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       159219      1.15%     95.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78123      0.56%     96.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       280929      2.03%     98.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       213171      1.54%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13840578                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50371                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8338831                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.566778                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.566778                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1202975                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7585                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25098192                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8334169                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4244623                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1482410                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58810                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5171907                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4982465                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189442                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3972051                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3785111                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186940                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199856                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197354                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2502                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2110779                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3674563                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8850377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31998368                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        976801                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.134721                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3674712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2009673                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.042303                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15322988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.088259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.212943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10147201     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         583633      3.81%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49888      0.33%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37737      0.25%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         532067      3.47%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43514      0.28%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         729423      4.76%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1116828      7.29%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2082697     13.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15322988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                344795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1033476                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73759                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.081824                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6457936                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336617                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7710282                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15269743                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.813257                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6270441                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.974595                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15472779                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62332                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        449952                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5350164                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       110656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1852654                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18514875                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5121319                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       312410                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16949776                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1482410                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10735                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1451965                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1576                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64880                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2406271                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       556267                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64880                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.638253                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.638253                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8819486     51.09%     51.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4057      0.02%     51.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867526      5.03%     56.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     56.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019772      5.91%     62.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          660      0.00%     62.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5196292     30.10%     92.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350940      7.83%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17262188                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55997                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003244                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          783      1.40%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          904      1.61%      3.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42833     76.49%     79.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            6      0.01%     79.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10879     19.43%     98.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          592      1.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15322988                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.126555                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.821102                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9632921     62.87%     62.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1645251     10.74%     73.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       734315      4.79%     78.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1245906      8.13%     86.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       838589      5.47%     92.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       398770      2.60%     94.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       735641      4.80%     99.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84223      0.55%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7372      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15322988                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.101763                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18441116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17262188                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8377840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11142                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3852137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3674593                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3674563                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      1065489                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999370                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5350164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1852654                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               15667783                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       933197                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21466                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8426587                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247469                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12475                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35001313                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24607311                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17100931                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4208534                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1482410                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       272259                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10061468                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       471738                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  7515                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
