*$
* TPS2HB16D-Q1
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS2HB16D-Q1
* Date: 11JAN2018
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.s003
* EVM Order Number:
* EVM Users Guide:
* Datasheet:
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* A. Features that have been modelled
*	1. SNS, LATCH, ILIMx, ENx, SELx and DIA_EN pin functionalities modelled.
*	2. Switching and Timing Characteristics
*	3. Current Limit Foldback and Standby Delay
*	4. Open Load and Short to Battery
*	5. RON and Voltage Sense
*	6. SNS MUX and Fault Detect
*	
*
* B. Model Limitations and Features that haven't been modelled
*	1. During Light Load there is noise/spike at Rising/Falling edge of Output 
*	2. Operating Current, Shutdown Current and Temperature dependent Characteristics are not modelled
*
*****************************************************************************
*$
.SUBCKT TPS2HB16D-Q1_TRANS DIA_EN EN1 EN2 GND ILIM1 ILIM2 LATCH PWR_PAD SEL1 SEL2 SNS
+  VOUT1_0 VOUT1_1 VOUT1_2 VOUT2_0 VOUT2_1
+  VOUT2_2
E_E2         EN1_INT 0 EN1 GND 1
V_V107         N631703 GND 1
X_H1    N629064 N625182 CUR_LIM1 0 TPS2HB16D-Q1_H1 
X_H2    N631703 N631633 CUR_LIM2 0 TPS2HB16D-Q1_H2 
V_V105         PWR_PAD N336699 0Vdc
R_R4         SEL1 GND  1MEG TC=0,0 
V_V104         PWR_PAD N298546 0Vdc
R_R8         LATCH GND  1MEG TC=0,0 
E_E5         SEL1_INT 0 SEL1 GND 1
V_V106         N629064 GND 1
R_R6         N625182 GND  1MEG TC=0,0 
E_E1         PWR_PAD_INT 0 PWR_PAD GND 1
E_E3         EN2_INT 0 EN2 GND 1
X_U6_U2_U205         U6_U2_GATE U6_U2_N124980 d_d PARAMS:
X_U6_U2_U211         VOUT2_0 U6_U2_N13448 d_d PARAMS:
E_U6_U2_E56         U6_U2_FALLING 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,-144u) (6,-332u) (8, -345.6u)(13.5, -444u)(18, -566u)(28,
+  -738.6u)(36, -812u) )
R_U6_U2_R80         U6_U2_N628168 U6_U2_B4_VT  100 TC=0,0 
X_U6_U2_U204         U6_U2_N137361 VOUT2_0 d_d PARAMS:
R_U6_U2_R78         U6_U2_N117221 U6_U2_N11942  1u TC=0,0 
X_U6_U2_U192         U6_U2_LIMIT U6_U2_N14208 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
L_U6_U2_L1         U6_U2_GATE U6_U2_N11536  20nH  
X_U6_U2_U199         U6_U2_N10442 U6_U2_N11952 one_shot PARAMS:  T=120000  
E_U6_U2_ABM60         U6_U2_N13426 0 VALUE { IF(V(U6_U2_SW_OFF)<0.5 &
+  V(U6_U2_SW_ON)<0.5 & V(U6_U2_VGS)>1m,
+  LIMIT((V(U6_U2_RAMP)-V(OUT2_INT))*1.3m,150u, -150u), 0)    }
R_U6_U2_R74         U6_U2_N14462 U6_ALL_OK2  100 TC=0,0 
G_U6_U2_ABM2I4         U6_U2_GATE U6_U2_OUT2 VALUE {
+  LIMIT((V(I_SENSE_2)-V(U6_ILIM2_ORG))*1m, 0,1m)    }
X_U6_U2_U206         N336699 U6_U2_N14668 d_d PARAMS:
L_U6_U2_L6         U6_U2_N13444 U6_U2_N13522  10nH  
X_U6_U2_U210         U6_ALL_OK2 U6_U2_N12636 U6_U2_N10432 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U6_U2_C68         0 U6_U2_N11942  1f IC=0 TC=0,0 
X_U6_U2_U218         STANDBY U6_U2_N11390 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_U2_ABM61         U6_U2_N11612 0 VALUE { V(PWR_PAD_INT)    }
X_U6_U2_F3    U6_U2_N10930 U6_U2_N10800 U6_U2_N10868 U6_N588847
+  DRIVER2_U6_U2_F3 
V_U6_U2_V107         U6_U2_N12130 0 2.02
X_U6_U2_H13    U6_U2_N10868 U6_U2_N10930 I_SENSE_2 0 DRIVER2_U6_U2_H13 
E_U6_U2_E57         U6_U2_RISING 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,90u) (6,249u) (8, 275u)(13.5, 356u)(18, 433.6u)(28, 523.7u)(36,
+  586.7u) )
X_U6_U2_S13    U6_U2_N13472 0 U6_U2_N13448 U6_U2_N13444 DRIVER2_U6_U2_S13 
C_U6_U2_C65         0 U6_ALL_OK2  0.1n IC=0 TC=0,0 
V_U6_U2_V112         CRNT_LIMIT2 U6_U2_LIMIT 0Vdc
X_U6_U2_U193         U6_U2_N691528 N336699 d_d1 PARAMS:
X_U6_U2_U212         U6_U2_SW_ON U6_U2_N14398 one_shot PARAMS:  T=20k  
X_U6_U2_U195         U6_U2_RAMP U6_U2_N11612 d_d1 PARAMS:
X_U6_U2_U203         U6_ALL_OK2 U6_U2_GATE_DRV_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U6_U2_E59         OUT2_INT 0 VOUT2_0 GND 1
E_U6_U2_ABM63         U6_U2_N13472 0 VALUE { IF(V(U6_U2_RAMPCLAMP)<0.5 &
+  V(U6_U2_SW_ON)>0.5, 1, 0)    }
X_U6_U2_U200         U6_U2_N11952 EN2_OK U6_U2_N11998 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_U187         U6_U2_N10442 U6_U2_N10394 d_d1 PARAMS:
L_U6_U2_L7         U6_U2_N700383 U6_U2_N10868  1nH  
R_U6_U2_R81         U6_U2_N10506 U6_U2_N10800  16m TC=0,0 
V_U6_U2_V105         VOUT2_0 U6_U2_N691528 0.6
X_U6_U2_U196         U6_U2_N13148 U6_U2_RAMP d_d PARAMS:
V_U6_U2_V103         U6_U2_N14312 0 0.1
R_U6_U2_R76         U6_U2_OUT2 U6_U2_GATE  300K TC=0,0 
V_U6_U2_V111         0 U6_U2_N13148 -5.7mVdc
E_U6_U2_E54         U6_U2_N10542 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (3, 12) (6,65) (8,78)(13.5,75)(18,76)(28,85)(36,82) )
X_U6_U2_U201         U6_U2_VGS U6_U2_N12130 U6_U2_N11374 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U6_U2_E58         U6_U2_N13436 U6_U2_N13522 VALUE { IF(V(U6_U2_N13436,
+  VOUT2_0)>0, -V(U6_U2_N13436, VOUT2_0), 0) }
E_U6_U2_GAIN15         U6_U2_N628168 0 VALUE {48 * V(U6_U2_VO_GLTH)}
X_U6_U2_U213         U6_U2_N10432 U6_U2_SW_OFF_N U6_U2_SW_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_U2_C66         U6_U2_N10442 0  1u IC=1 TC=0,0 
C_U6_U2_C69         0 U6_U2_RAMP  1n IC=0 TC=0,0 
C_U6_U2_C71         0 U6_U2_N11334  1f IC=0 TC=0,0 
V_U6_U2_V104         U6_U2_N10974 U6_U2_OUT2 1
E_U6_U2_GAIN13         U6_U2_N10394 0 VALUE {1 * V(U6_U2_GATE_DRV_N)}
R_U6_U2_R79         U6_N588847 GND  6k TC=0,0 
E_U6_U2_ABM62         U6_U2_N117221 0 VALUE { IF(V(U6_U2_SW_OFF)<0.5 &
+  V(U6_U2_SW_ON)>0.5, LIMIT((V(U6_U2_RAMP)-V(OUT2_INT))*0.25m,0,200u), 0)    }
E_U6_U2_E61         U6_U2_N13948 GND U6_U2_RAMP 0 1
X_U6_U2_U207         U6_U2_SW_ON U6_U2_N12702 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_U2_R82         U6_U2_N13426 U6_U2_N11334  1u TC=0,0 
X_U6_U2_U202         U6_U2_N11374 U6_U2_GATE_DRV_N U6_U2_ABV_VT U6_U2_N13258
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U2_U186         U6_U2_N14398 U6_U2_N10518 U6_U2_N11458 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_U215         U6_U2_N11458 U6_U2_N12702 U6_U2_RAMPCLAMP N12796
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U2_S14    EN2_OK 0 VOUT2_0 GND DRIVER2_U6_U2_S14 
X_U6_U2_U188         U6_U2_N10394 U6_U2_N10442 U6_U2_N10542 0 RVAR PARAMS: 
+  RREF=1
L_U6_U2_L4         U6_U2_N637171 GND  0.01nH  
G_U6_U2_ABMII44         U6_U2_GATE U6_U2_OUT2 VALUE { IF(V(U6_U2_SW_OFF)>0.5 &
+  V(U6_U2_VGS)>1m,50u,0)    }
X_U6_U2_U197         U6_U2_SW_OFF U6_U2_LIMIT N744107 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_U2_V109         U6_U2_N14668 GND 40
G_U6_U2_G28         U6_U2_N10974 U6_U2_GATE U6_U2_B4_VT 0 1u
E_U6_U2_E55         U6_U2_VGS 0 VALUE { V(U6_U2_N11536, U6_U2_OUT2) }
X_U6_U2_U190         EN2_OK UVLO_OK U6_U2_N14126 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U2_U214         U6_U2_SW_OFF U6_U2_SW_OFF_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U2_U219         U6_U2_N11390 U6_U2_N14126 U6_U2_N14462 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_U2_C72         U6_U2_N637171 VOUT2_0  1n  TC=0,0 
X_U6_U2_U185         OUT2_INT U6_U2_N14312 U6_U2_N10518 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U6_U2_ABM3I3         0 U6_U2_RAMP VALUE { IF(V(U6_U2_SW_ON)<0.5 &
+  V(U6_U2_SW_OFF)<0.5,   
+ +V(U6_U2_FALLING),  
+ +IF(V(U6_U2_SW_ON)>0.5 & V(U6_U2_ABV_VT)>0.5, V(U6_U2_RISING), -4u))  }
X_U6_U2_U208         U6_U2_N10442 U6_U2_N12636 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U6_U2_V108         U6_U2_N124980 U6_U2_N10868 2.1
X_U6_U2_U191         U6_U2_N14208 U6_U2_N14126 N741821 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_U216         U6_U2_OUT2 U6_U2_GATE d_d PARAMS:
E_U6_U2_E60         U6_U2_N700383 GND N336699 GND 1
G_U6_U2_G29         U6_U2_N10974 U6_U2_GATE U6_U2_N11942 0 1
X_U6_U2_F4    U6_U2_OUT2 VOUT2_0 N336699 GND DRIVER2_U6_U2_F4 
C_U6_U2_C70         0 U6_U2_B4_VT  1p IC=0 TC=0,0 
X_U6_U2_F5    U6_U2_N13948 U6_U2_N13436 N336699 GND DRIVER2_U6_U2_F5 
X_U6_U2_U198         U6_U2_N11998 U6_U2_N10442 U6_U2_SW_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_U2_Cgs11         U6_U2_N11536 U6_U2_OUT2  672p IC=0 
X_U6_U2_U209         U6_ALL_OK2 U6_U2_N13258 U6_U2_VO_GLTH AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U6_U2_G30         U6_U2_OUT2 U6_U2_GATE U6_U2_N11334 0 1
M_U6_U2_M13         U6_U2_N10506 U6_U2_N11536 U6_U2_OUT2 U6_U2_OUT2
+  NMOS01_TPS2HB08           
V_U6_U2_V110         N336699 U6_U2_N137361 53
R_U6_U1_R19         U6_U1_N563068 CRNT_LIMIT2  {10u/(0.693*1u)} TC=0,0 
G_U6_U1_ABMII3         0 U6_U1_N562986 VALUE { IF(V(CRNT_LIMIT2) >0.5, 2.5u ,0)
+     }
X_U6_U1_U36         U6_U1_N563212 U6_U1_N563202 d_d1 PARAMS:
C_U6_U1_C28         U6_U1_N563378 0  1u IC=0 TC=0,0 
C_U6_U1_C30         CRNT_LIMIT2 0  1u IC=0 TC=0,0 
X_U6_U1_U33         LATCH_OK U6_U1_N563120 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U6_U1_C25         U6_U1_N562986 0  5n IC=0 TC=0,0 
X_U6_U1_U37         U6_U1_N563202 U6_U1_N563280 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U6_U1_V6         U6_U1_N563954 0 5
X_U6_U1_U5         U6_U1_VLIM U6_U1_N562976 U6_U1_N564306 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U1_U10         U6_U1_N562986 U6_U1_N563730 U6_U1_N563502 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U1_U39         U6_U1_N563068 CRNT_LIMIT2 d_d1 PARAMS:
X_U6_U1_U35         U6_U1_N563120 U6_U1_N563502 U6_U1_N563094 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_U1_ABM29         U6_U1_ILIM 0 VALUE { V(U6_ILIM2_ORG)*100/3000    }
X_U6_U1_U34         U6_U1_N563280 DIAG_EN_OK U6_U1_N563378 OPEN_LOAD2
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_U1_V3         U6_U1_N563730 0 1
E_U6_U1_ABM1         U6_U1_N563928 0 VALUE { V(I_SENSE_2)/3000    }
E_U6_U1_GAIN3         U6_U1_N563616 0 VALUE {1 * V(U6_U1_N564306)}
E_U6_U1_ABM28         U6_ILIM2_ORG 0 VALUE {
+  IF(V(CUR_LIM2)<18.8,66,IF(V(CUR_LIM2)>66.667,66.667,V(CUR_LIM2)))    }
G_U6_U1_ABMII1         U6_U1_N563954 U6_U1_VLIM VALUE { V(U6_U1_N563928)    }
R_U6_U1_R18         U6_U1_N563616 U6_U1_CL2  {0.1u/(0.693*1u)} TC=0,0 
X_U6_U1_S4    U6_U1_CRNT_LIMIT_N2 0 U6_U1_N562986 0 CURLIM_OPENLD2_U6_U1_S4 
R_U6_U1_R8         U6_U1_N563212 U6_U1_N563202  700 TC=0,0 
E_U6_U1_GAIN2         U6_U1_N563068 0 VALUE {1 * V(U6_U1_N563108)}
V_U6_U1_V11         U6_U1_N564052 0 3
C_U6_U1_C29         U6_U1_CL2 0  1u IC=0 TC=0,0 
C_U6_U1_C7         U6_U1_N563202 0  1u IC=0 TC=0,0 
R_U6_U1_R13         0 U6_U1_VLIM  100 TC=0,0 
X_U6_U1_U1         OUT2_INT U6_U1_N564052 U6_U1_OPEN_OUT_2 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_U1_ABM27         U6_U1_N562976 0 VALUE { IF( V(U6_CRNT_FB2)>0.5,  
+ +V(U6_U1_ILIM)/2, V(U6_U1_ILIM))   }
X_U6_U1_U38         U6_U1_CL2 U6_U1_N563094 U6_U1_N563108 U6_U1_CRNT_LIMIT_N2
+  srlatchshp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_U1_GAIN1         U6_U1_N563212 0 VALUE {1 * V(EN2_OK)}
R_U6_U1_R17         U6_U1_OPEN_OUT_2 U6_U1_N563378  14.43 TC=0,0 
X_U6_U4_U19         U6_U4_N621485 U6_U4_N621681 one_shot PARAMS:  T=1.1k  
X_U6_U4_S6    U6_U4_N651196 0 U6_U4_VC_CLF 0 CURNT_FOLDBK2_U6_U4_S6 
X_U6_U4_U28         U6_U4_N620833 U6_U4_N621641 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U4_U10         U6_U4_N620987 U6_U4_N621069 U6_U4_N621479 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_U4_C12         RST_RETRY2 0  1u IC=0 TC=0,0 
X_U6_U4_U27         U6_U4_N620827 U6_U4_N621641 U6_U4_CUR AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U4_U46         U6_U4_N621681 RST_RETRY2 d_d1 PARAMS:
X_U6_U4_U31         CRNT_LIMIT2 U6_U4_N620891 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_U4_ABM36         U6_U4_N651300 0 VALUE { IF(V(U6_U4_VC_CLF)>1.23, 1, 0)   
+  }
V_U6_U4_V5         U6_U4_N621069 0 1
X_U6_U4_U22         U6_U4_VC_CLF U6_U4_N6514920 d_d PARAMS:
X_U6_U4_U54         U6_U4_N621491 RST_RETRY2 U6_U4_N620983 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U4_U20         U6_U4_N621405 U6_U4_N621491 one_shot PARAMS:  T=1.1k  
R_U6_U4_R9         U6_U4_N620827 U6_U4_N620833  {1.1u/(0.693*1n)}  
X_U6_U4_U55         U6_U4_N651284 STANDBY U6_U4_N651576 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U6_U4_ABM38         U6_U4_N620949 0 VALUE { IF( V(FAULT_DETECT2)>0.5,  
+ +V(U6_ALL_OK2), 0)   }
E_U6_U4_ABM37         U6_U4_N620827 0 VALUE { {IF(FOLDBACK>0.5, V(CRNT_LIMIT2),
+  0)}    }
X_U6_U4_S4    U6_U4_N620983 0 U6_U4_N620987 0 CURNT_FOLDBK2_U6_U4_S4 
V_U6_U4_V4         U6_U4_N6514920 0 4Vdc
C_U6_U4_C1         U6_U4_N620833 0  1n IC=0 
X_U6_U4_U29         U6_U4_N620891 U6_U4_N621479 U6_U4_N621485 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U4_U25         U6_U4_N651300 U6_U4_N651576 U6_CRNT_FB2 N651370
+  srlatchshp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U6_U4_ABMII2         U6_U4_N651306 U6_U4_VC_CLF VALUE { V(U6_U4_CUR)    }
V_U6_U4_V3         U6_U4_N651306 0 5Vdc
X_U6_U4_U56         U6_CRNT_FB2 RST_RETRY2 STANDBY U6_U4_N651196 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U6_U4_ABMII3         0 U6_U4_N620987 VALUE { IF(V(U6_U4_N620901) >0.5, 16.67u
+  ,0)    }
C_U6_U4_C2         U6_U4_VC_CLF 0  1u IC=0 TC=0,0 
X_U6_U4_U18         U6_U4_N620949 U6_U4_N620901 one_shot PARAMS:  T=350000  
X_U6_U4_U52         EN2_OK UVLO_OK U6_U4_N651284 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U6_U4_C25         U6_U4_N620987 0  5n IC=0 TC=0,0 
X_U6_U4_U34         U6_U4_N620901 U6_U4_N621405 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U4_U30         U6_U4_N620833 U6_U4_N620827 d_d PARAMS:
R_U6_U4_R14         RST_RETRY2 U6_U4_N621681  150 TC=0,0 
R_R5         SEL2 GND  1MEG TC=0,0 
E_E9         LATCH_INT 0 LATCH GND 1
X_U3_U32         EN1_OK U3_N17006391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R15         FAULT_DETECT2 U3_N17133912  100 TC=0,0 
C_U3_C13         FAULT_DETECT2 0  1n  TC=0,0 
E_U3_ABM14         U3_N16952866 0 VALUE { IF((V(U3_N16968479)>0.5 &
+  V(DIAG_EN_OK)>0.5),V(I_SENSE_2)/5000,0)    }
X_U3_U47         U3_N17133805 RST_RETRY2 U3_VOLT_MATCHED2 U3_N17133831
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U46         U3_N17006391 RST_RETRY1 U3_VOLT_MATCHED1 U3_N17007333
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM3         U3_N16933491 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)>0.5 &
+  V(FAULT_DETECT2)<0.5),1,0)    }
X_U3_U28         CRNT_LIMIT1 U3_N17007333 U3_N16973109 U3_CRNT_LIMIT_B1
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM15         U3_N16950896 0 VALUE { IF((V(U3_N16960934)>0.5 &
+  V(DIAG_EN_OK)>0.5),V(I_SENSE_1)/5000,0)    }
X_U3_U43         U3_N16817425 U3_N17083491 U3_N16933765 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM4         U3_N16818116 0 VALUE { IF((V(SEL1_OK)>0.5 & V(SEL2_OK)<0.5 &
+  V(FAULT_DETECT1)<0.5),1,0)    }
E_U3_GAIN4         U3_N16960443 0 VALUE {1 * V(EN1_OK)}
V_U3_V19         U3_N16916861 U3_N16933216 0Vdc
X_U3_S1    U3_N16933216 0 U3_N16950896 U3_N16817704 MUX_U3_S1 
X_U3_U48         OUT2_INT U3_MATCH1 U3_VOLT_MATCHED2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U40         U3_N16960934 U3_N16960443 d_d1 PARAMS:
E_U3_ABM5         U3_N16818121 0 VALUE { IF((V(SEL1_OK)>0.5 & V(SEL2_OK)<0.5 &
+  V(FAULT_DETECT1)>0.5),1,0)    }
E_U3_ABM25         U3_MATCH1 0 VALUE { V(PWR_PAD_INT)-1.8    }
G_U3_G1         PWR_PAD SNS U3_N17070189 0 1
E_U3_ABM10         U3_ISNSFH 0 VALUE { 6.9m    }
V_U3_V20         U3_N16933491 U3_N16817927 0Vdc
X_U3_U49         U3_N17133646 OPEN_LOAD2 U3_N17133777 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S2    U3_N16817927 0 U3_N16952866 U3_N16817704 MUX_U3_S2 
E_U3_GAIN5         U3_N16968433 0 VALUE {1 * V(EN2_OK)}
V_U3_V22         U3_N16946748 U3_N17060782 0Vdc
R_U3_R12         U3_N16960934 U3_N16960443  {70u/(0.693*1u)} TC=0,0 
R_U3_R13         U3_N16968479 U3_N16968433  {70u/(0.693*1u)} TC=0,0 
E_U3_ABM6         U3_N17083491 0 VALUE { IF((V(SEL1_OK)>0.5 & V(SEL2_OK)>0.5 &
+  V(FAULT_DETECT2)>0.5),1,0)    }
X_U3_U45         OUT1_INT U3_MATCH1 U3_VOLT_MATCHED1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U3_C10         U3_N16960934 0  1u  TC=0,0 
E_U3_GAIN3         U3_N17133912 0 VALUE {1 * V(U3_N17133777)}
E_U3_E2         U3_N17075473 U3_GND VALUE { IF(V(PWR_PAD_INT, 0)<2.5, 0,
+  IF(V(PWR_PAD_INT, 0)>=2.5 & V(PWR_PAD_INT, 0)<=5.9, V(PWR_PAD_INT, 0), 5.9)) }
X_U3_S4    U3_N17060782 0 U3_ISNSFH U3_N16817704 MUX_U3_S4 
V_U3_V21         U3_N16933765 U3_N16817937 0Vdc
C_U3_C11         U3_N16968479 0  1u  TC=0,0 
X_U3_S3    U3_N16817937 0 U3_N17084805 U3_N16817704 MUX_U3_S3 
X_U3_U44         U3_N16973109 OPEN_LOAD1 U3_N16835773 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM9         U3_N16817425 0 VALUE { IF((V(SEL1_OK)>0.5 & V(SEL2_OK)>0.5 &
+  V(FAULT_DETECT2)<0.5),1,0)    }
X_U3_U41         U3_N16968479 U3_N16968433 d_d1 PARAMS:
X_U3_U19         SNS U3_N17075473 d_d PARAMS:
E_U3_ABM8         U3_N16870494 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)>0.5 &
+  V(FAULT_DETECT2)>0.5),1,0)    }
X_U3_U36         EN2_OK U3_N17133805 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM7         U3_N16869959 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)<0.5 &
+  V(FAULT_DETECT1)>0.5),1,0)    }
R_U3_R11         U3_N17070189 U3_N17180545  2 TC=0,0 
E_U3_ABM24         U3_N17084805 0 VALUE { V(PWR_PAD_INT)*86.7u    }
C_U3_C9         U3_N17070189 0  1u  TC=0,0 
R_U3_R14         FAULT_DETECT1 U3_N17111950  100 TC=0,0 
X_U3_U30         U3_N16869959 U3_N16870494 U3_N16946748 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM2         U3_N16916861 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)<0.5 &
+  V(FAULT_DETECT1)<0.5),1,0)    }
X_U3_U34         CRNT_LIMIT2 U3_N17133831 U3_N17133646 U3_CRNT_LIMIT_B2
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C12         FAULT_DETECT1 0  1n  TC=0,0 
E_U3_GAIN2         U3_N17111950 0 VALUE {1 * V(U3_N16835773)}
E_U3_ABM11         U3_N17180545 0 VALUE { IF(V(DIAG_EN_OK)>0.5 &
+  V(UVLO_OK)>0.5, V(U3_N16817704), 0)    }
E_E4         DIA_EN_INT 0 DIA_EN GND 1
X_U5_U57         U5_N16880824 U5_N242181 U5_N16896770 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U52         U5_N242181 U5_N242709 U5_OFF_ALL OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U37         STANDBY U5_N16848053 U5_N16859416 N16837690
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U39         U5_N229254 U5_OFF_ALL U5_N249389 N243278 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U31         DIAG_EN_OK U5_N232548 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U54         U5_N16859416 U5_RST_DLY U5_N16880824 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U49         U5_N239391 U5_STDBY_DONE U5_N239695 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U46         U5_N234689 U5_N223047 U5_N235225 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U56         U5_STDBY_DONE U5_RST_DLY U5_N16848053 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U5_ABM2I1         0 U5_N16842875 VALUE { IF(V(U5_N16896770)>0.5, -1,
+  IF(V(STANDBY)>0.5, 25n, 0))    }
X_U5_U36         UVLO_OK U5_N242181 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U55         U5_N16847452 U5_N16848053 STANDBY N16848617
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U30         EN1_OK U5_N231225 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U41         UVLO_OK U5_N239391 U5_ALL_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U50         U5_ALL_OK U5_N239695 U5_N229337 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U43         EN1_OK EN2_OK U5_N239391 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U38         U5_DIAG U5_N227778 U5_N227618 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U15         U5_N227618 U5_N222837 one_shot PARAMS:  T=1.1k  
R_U5_R16         U5_N249389 U5_N234689  {1.1u/(0.693*1n)} TC=0,0 
X_U5_U216         STANDBY U5_N16875248 STDBY_DLY N16875274 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U48         U5_STDBY_DONE U5_DIAG U5_N227778 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C29         U5_N16842875 0  1n  TC=0,0 
X_U5_U35         U5_N222411 DIAG_EN_OK U5_DIAG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U51         EN1_OK EN2_OK DIAG_EN_OK U5_N242709 NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U32         U5_N222837 U5_OFF_ALL U5_DIAG_ST N222871 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U47         U5_N235225 U5_N235331 U5_N16847452 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U40         EN2_OK U5_N231659 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U217         U5_N16875271 U5_N16875248 one_shot PARAMS:  T=1.1k  
X_U5_U33         0 U5_N16842875 d_d PARAMS:
C_U5_C28         U5_N234689 0  1n  TC=0,0 
X_U5_U45         U5_N223047 U5_N247244 U5_N235331 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U42         UVLO_OK U5_N231225 U5_N231659 U5_N222411 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U220         U5_ALL_OK U5_N16875271 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R15         U5_DIAG_ST U5_N247244  {1.5u/(0.693*1n)} TC=0,0 
X_U5_U53         U5_DIAG_ST U5_N249389 U5_RST_DLY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U44         U5_N232548 U5_N222411 U5_N223047 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U18         U5_N229337 U5_N229254 one_shot PARAMS:  T=1.1k  
X_U5_U16         U5_N16842875 U5_STDBY_DONE one_shot PARAMS:  T=1.1k  
C_U5_C27         U5_N247244 0  1n  TC=0,0 
R_R9         N631633 GND  1MEG TC=0,0 
R_R2         DIA_EN GND  1MEG TC=0,0 
E_E6         SEL2_INT 0 SEL2 GND 1
R_R10         ILIM2 N631633  1m TC=0,0 
R_R1         EN1 GND  1MEG TC=0,0 
X_U1_U1_U38         U1_U1_CL1 U1_U1_N16847904 U1_U1_N16847911
+  U1_U1_CRNT_LIMIT_N1 srlatchshp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U1_R17         U1_U1_OPEN_OUT_1 U1_U1_N16848046  14.43 TC=0,0 
C_U1_U1_C28         U1_U1_N16848046 0  1u IC=0 TC=0,0 
X_U1_U1_U33         LATCH_OK U1_U1_N16847917 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_U1_V6         U1_U1_N16848334 0 5
X_U1_U1_U39         U1_U1_N16847888 CRNT_LIMIT1 d_d1 PARAMS:
X_U1_U1_U35         U1_U1_N16847917 U1_U1_N16848108 U1_U1_N16847904
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U1_ABM1         U1_U1_N16848321 0 VALUE { V(I_SENSE_1)/3000    }
E_U1_U1_ABM29         U1_U1_ILIM 0 VALUE { V(U1_ILIM1_ORG)*100/3000    }
G_U1_U1_ABMII1         U1_U1_N16848334 U1_U1_VLIM1 VALUE { V(U1_U1_N16848321)  
+   }
R_U1_U1_R18         U1_U1_N16848165 U1_U1_CL1  {0.1u/(0.693*1u)} TC=0,0 
E_U1_U1_GAIN2         U1_U1_N16847888 0 VALUE {1 * V(U1_U1_N16847911)}
V_U1_U1_V11         U1_U1_N16848383 0 3
C_U1_U1_C29         U1_U1_CL1 0  1u IC=0 TC=0,0 
R_U1_U1_R13         0 U1_U1_VLIM1  100 TC=0,0 
X_U1_U1_U1         OUT1_INT U1_U1_N16848383 U1_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U1_GAIN1         U1_U1_N16847963 0 VALUE {1 * V(EN1_OK)}
R_U1_U1_R19         U1_U1_N16847888 CRNT_LIMIT1  {10u/(0.693*1u)} TC=0,0 
G_U1_U1_ABMII3         0 U1_U1_N16847847 VALUE { IF(V(CRNT_LIMIT1) >0.5, 2.5u
+  ,0)    }
X_U1_U1_U36         U1_U1_N16847963 U1_U1_N16847958 d_d1 PARAMS:
C_U1_U1_C30         CRNT_LIMIT1 0  1u IC=0 TC=0,0 
C_U1_U1_C25         U1_U1_N16847847 0  5n IC=0 TC=0,0 
X_U1_U1_U37         U1_U1_N16847958 U1_U1_N16847997 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U1_U5         U1_U1_VLIM1 U1_U1_N16847845 U1_U1_N16848510 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U10         U1_U1_N16847847 U1_U1_N16848222 U1_U1_N16848108
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U1_ABM28         U1_ILIM1_ORG 0 VALUE {
+  IF(V(CUR_LIM1)<18.8,66,IF(V(CUR_LIM1)>66.667,66.667,V(CUR_LIM1)))    }
X_U1_U1_U34         U1_U1_N16847997 DIAG_EN_OK U1_U1_N16848046 OPEN_LOAD1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U1_V3         U1_U1_N16848222 0 1
E_U1_U1_GAIN3         U1_U1_N16848165 0 VALUE {1 * V(U1_U1_N16848510)}
X_U1_U1_S4    U1_U1_CRNT_LIMIT_N1 0 U1_U1_N16847847 0 CURLIM_OPENLD1_U1_U1_S4 
R_U1_U1_R8         U1_U1_N16847963 U1_U1_N16847958  700 TC=0,0 
C_U1_U1_C7         U1_U1_N16847958 0  1u IC=0 TC=0,0 
E_U1_U1_ABM27         U1_U1_N16847845 0 VALUE { IF( V(U1_CRNT_FB1)>0.5,  
+ +V(U1_U1_ILIM)/2, V(U1_U1_ILIM))   }
C_U1_U2_C69         0 U1_U2_RAMP1  1n IC=0 TC=0,0 
R_U1_U2_R82         U1_U2_N18760172 U1_U2_N18760143  1u TC=0,0 
G_U1_U2_G29         U1_U2_N18760220 U1_U2_GATE1 U1_U2_N18760098 0 1
X_U1_U2_U188         U1_U2_N18760603 U1_U2_N18760606 U1_U2_N18760926 0 RVAR
+  PARAMS:  RREF=1
X_U1_U2_U200         U1_U2_N18761520 EN1_OK U1_U2_N18761543 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_F5    U1_U2_N18760406 U1_U2_N18760175 N298546 GND DRIVER1_U1_U2_F5 
X_U1_U2_U196         U1_U2_N18760057 U1_U2_RAMP1 d_d PARAMS:
E_U1_U2_E54         U1_U2_N18760926 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (3, 12) (6,65) (8,78)(13.5,75)(18,76)(28,85)(36,82) )
X_U1_U2_U207         U1_U2_SW_ON1 U1_U2_N18761863 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U201         U1_U2_VGS1 U1_U2_N18761609 U1_U2_N18761302 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U2_ABM62         U1_U2_N187601081 0 VALUE { IF(V(U1_U2_SW_OFF1)<0.5 &
+  V(U1_U2_SW_ON1)>0.5, LIMIT((V(U1_U2_RAMP1)-V(OUT1_INT))*0.25m,0,200u), 0)    }
X_U1_U2_U202         U1_U2_N18761302 U1_U2_GATE_DRV_N1 U1_U2_ABV_VT1
+  U1_U2_N18760096 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U208         U1_U2_N18760606 U1_U2_N18761815 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_E61         U1_U2_N18760406 GND U1_U2_RAMP1 0 1
X_U1_U2_U211         VOUT1_0 U1_U2_N18760179 d_d PARAMS:
E_U1_U2_E59         OUT1_INT 0 VOUT1_0 GND 1
X_U1_U2_U209         U1_ALL_OK1 U1_U2_N18760096 U1_U2_VO_GLTH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U2_ABM3I3         0 U1_U2_RAMP1 VALUE { IF(V(U1_U2_SW_ON1)<0.5 &
+  V(U1_U2_SW_OFF1)<0.5,   
+ +V(U1_U2_FALLING1),  
+ +IF(V(U1_U2_SW_ON1)>0.5 & V(U1_U2_ABV_VT1)>0.5, V(U1_U2_RISING1), -4u))  }
C_U1_U2_Cgs11         U1_U2_N18760075 U1_U2_OUT1  672p IC=0 
C_U1_U2_C70         0 U1_U2_B4_VT1  1p IC=0 TC=0,0 
X_U1_U2_U190         EN1_OK UVLO_OK U1_U2_N18760452 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_H13    U1_U2_N18760047 U1_U2_N18761064 I_SENSE_1 0 DRIVER1_U1_U2_H13 
M_U1_U2_M13         U1_U2_N18760914 U1_U2_N18760075 U1_U2_OUT1 U1_U2_OUT1
+  NMOS01_TPS2HB08           
X_U1_U2_S13    U1_U2_N18760191 0 U1_U2_N18760179 U1_U2_N18760177
+  DRIVER1_U1_U2_S13 
R_U1_U2_R80         U1_U2_N18760849 U1_U2_B4_VT1  100 TC=0,0 
X_U1_U2_U191         U1_U2_N18760493 U1_U2_N18760452 N18805454 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_E56         U1_U2_FALLING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,-144u) (6,-332u) (8, -345.6u)(13.5, -444u)(18, -566u)(28,
+  -738.6u)(36, -812u) )
X_U1_U2_U210         U1_ALL_OK1 U1_U2_N18761815 U1_U2_N18760891 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_ABM63         U1_U2_N18760191 0 VALUE { IF(V(U1_U2_RAMPCLAMP1)<0.5 &
+  V(U1_U2_SW_ON1)>0.5, 1, 0)    }
L_U1_U2_L6         U1_U2_N18760177 U1_U2_N18760213  10nH  
X_U1_U2_U214         U1_U2_SW_OFF1 U1_U2_SW_OFF_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U2_R76         U1_U2_OUT1 U1_U2_GATE1  300K TC=0,0 
X_U1_U2_U212         U1_U2_SW_ON1 U1_U2_N18760559 one_shot PARAMS:  T=20k  
X_U1_U2_U192         U1_U2_LIMIT1 U1_U2_N18760493 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
L_U1_U2_L4         U1_U2_N18760764 GND  0.01nH  
X_U1_U2_S14    U1_U2_EN2_OK 0 VOUT1_0 GND DRIVER1_U1_U2_S14 
X_U1_U2_U203         U1_ALL_OK1 U1_U2_GATE_DRV_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_U2_E57         U1_U2_RISING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,90u) (6,249u) (8, 275u)(13.5, 356u)(18, 433.6u)(28, 523.7u)(36,
+  586.7u) )
C_U1_U2_C72         U1_U2_N18760764 VOUT1_0  1n  TC=0,0 
L_U1_U2_L1         U1_U2_GATE1 U1_U2_N18760075  20nH  
E_U1_U2_E55         U1_U2_VGS1 0 VALUE { V(U1_U2_N18760075, U1_U2_OUT1) }
R_U1_U2_R81         U1_U2_N18760914 U1_U2_N18761008  16m TC=0,0 
X_U1_U2_U213         U1_U2_N18760891 U1_U2_SW_OFF_N1 U1_U2_SW_ON1
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U2_V103         U1_U2_N18760513 0 0.1
G_U1_U2_ABMII44         U1_U2_GATE1 U1_U2_OUT1 VALUE { IF(V(U1_U2_SW_OFF1)>0.5
+  & V(U1_U2_VGS1)>1m,50u,0)    }
E_U1_U2_GAIN13         U1_U2_N18760603 0 VALUE {1 * V(U1_U2_GATE_DRV_N1)}
V_U1_U2_V104         U1_U2_N18760220 U1_U2_OUT1 1
X_U1_U2_U215         U1_U2_N18761321 U1_U2_N18761863 U1_U2_RAMPCLAMP1 N18761921
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U2_V110         N298546 U1_U2_N187603021 53
V_U1_U2_V111         0 U1_U2_N18760057 -5.7mVdc
V_U1_U2_V109         U1_U2_N18760666 GND 40
X_U1_U2_U186         U1_U2_N18760559 U1_U2_N18760920 U1_U2_N18761321
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U204         U1_U2_N187603021 VOUT1_0 d_d PARAMS:
V_U1_U2_V108         U1_U2_N187617650 U1_U2_N18760047 2.1
G_U1_U2_G30         U1_U2_OUT1 U1_U2_GATE1 U1_U2_N18760143 0 1
X_U1_U2_U193         U1_U2_N18760814 N298546 d_d1 PARAMS:
X_U1_U2_F4    U1_U2_OUT1 VOUT1_0 N298546 GND DRIVER1_U1_U2_F4 
X_U1_U2_U185         OUT1_INT U1_U2_N18760513 U1_U2_N18760920 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U218         STANDBY U1_U2_N18761319 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2_U197         U1_U2_SW_OFF1 U1_U2_LIMIT1 N18809044 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_F3    U1_U2_N18761064 U1_U2_N18761008 U1_U2_N18760047 U1_N26977
+  DRIVER1_U1_U2_F3 
X_U1_U2_U205         U1_U2_GATE1 U1_U2_N187617650 d_d PARAMS:
X_U1_U2_U216         U1_U2_OUT1 U1_U2_GATE1 d_d PARAMS:
V_U1_U2_V105         VOUT1_0 U1_U2_N18760814 0.6
E_U1_U2_ABM60         U1_U2_N18760172 0 VALUE { IF(V(U1_U2_SW_OFF1)<0.5 &
+  V(U1_U2_SW_ON1)<0.5 & V(U1_U2_VGS1)>1m,
+  LIMIT((V(U1_U2_RAMP1)-V(OUT1_INT))*1.3m,150u, -150u), 0)    }
R_U1_U2_R78         U1_U2_N187601081 U1_U2_N18760098  1u TC=0,0 
X_U1_U2_U206         N298546 U1_U2_N18760666 d_d PARAMS:
R_U1_U2_R74         U1_U2_N18760582 U1_ALL_OK1  100 TC=0,0 
E_U1_U2_E58         U1_U2_N18760175 U1_U2_N18760213 VALUE {
+  IF(V(U1_U2_N18760175, VOUT1_0)>0, -V(U1_U2_N18760175, VOUT1_0), 0) }
X_U1_U2_U198         U1_U2_N18761543 U1_U2_N18760606 U1_U2_SW_OFF1
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U2_C68         0 U1_U2_N18760098  1f IC=0 TC=0,0 
G_U1_U2_ABM2I4         U1_U2_GATE1 U1_U2_OUT1 VALUE {
+  LIMIT((V(I_SENSE_1)-V(U1_ILIM1_ORG))*1m, 0,1m)    }
C_U1_U2_C65         0 U1_ALL_OK1  0.1n IC=0 TC=0,0 
E_U1_U2_GAIN15         U1_U2_N18760849 0 VALUE {48 * V(U1_U2_VO_GLTH1)}
R_U1_U2_R79         U1_N26977 GND  6k TC=0,0 
E_U1_U2_E60         U1_U2_N18760522 GND N298546 GND 1
V_U1_U2_V112         CRNT_LIMIT1 U1_U2_LIMIT1 0Vdc
X_U1_U2_U199         U1_U2_N18760606 U1_U2_N18761520 one_shot PARAMS:  T=120000
+   
X_U1_U2_U187         U1_U2_N18760606 U1_U2_N18760603 d_d1 PARAMS:
G_U1_U2_G28         U1_U2_N18760220 U1_U2_GATE1 U1_U2_B4_VT1 0 1u
E_U1_U2_ABM61         U1_U2_N18761347 0 VALUE { V(PWR_PAD_INT)    }
X_U1_U2_U219         U1_U2_N18761319 U1_U2_N18760452 U1_U2_N18760582
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
L_U1_U2_L7         U1_U2_N18760522 U1_U2_N18760047  1nH  
C_U1_U2_C71         0 U1_U2_N18760143  1f IC=0 TC=0,0 
V_U1_U2_V107         U1_U2_N18761609 0 2.02
C_U1_U2_C66         U1_U2_N18760606 0  1u IC=1 TC=0,0 
X_U1_U2_U195         U1_U2_RAMP1 U1_U2_N18761347 d_d1 PARAMS:
E_U1_U4_ABM36         U1_U4_N657517 0 VALUE { IF(V(U1_U4_VC_CLF1)>1.23, 1, 0)  
+   }
X_U1_U4_U22         U1_U4_VC_CLF1 U1_U4_N6577010 d_d PARAMS:
X_U1_U4_U31         CRNT_LIMIT1 U1_U4_N656941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U4_S4    U1_U4_N656991 0 U1_U4_N658019 0 CURNT_FOLDBK1_U1_U4_S4 
X_U1_U4_U28         U1_U4_N657239 U1_U4_N657111 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U55         U1_U4_N657501 STANDBY U1_U4_N657785 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U27         U1_U4_N657269 U1_U4_N657111 U1_U4_CUR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U4_V4         U1_U4_N6577010 0 4Vdc
E_U1_U4_ABM38         U1_U4_N658001 0 VALUE { IF( V(FAULT_DETECT1)>0.5,  
+ +V(U1_ALL_OK1), 0)   }
R_U1_U4_R14         RST_RETRY1 U1_U4_N657121  150 TC=0,0 
X_U1_U4_U25         U1_U4_N657517 U1_U4_N657785 U1_CRNT_FB1 N657579
+  srlatchshp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U4_C12         RST_RETRY1 0  1u IC=0 TC=0,0 
R_U1_U4_R9         U1_U4_N657269 U1_U4_N657239  {1.1u/(0.693*1n)}  
G_U1_U4_ABMII2         U1_U4_N657523 U1_U4_VC_CLF1 VALUE { V(U1_U4_CUR1)    }
X_U1_U4_U46         U1_U4_N657121 RST_RETRY1 d_d1 PARAMS:
V_U1_U4_V3         U1_U4_N657523 0 5Vdc
X_U1_U4_U56         U1_CRNT_FB1 RST_RETRY1 STANDBY U1_U4_N657413 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U18         U1_U4_N658001 U1_U4_N656859 one_shot PARAMS:  T=350000  
C_U1_U4_C1         U1_U4_N657239 0  1n IC=0 
X_U1_U4_U54         U1_U4_N656973 RST_RETRY1 U1_U4_N656991 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U4_ABMII3         0 U1_U4_N658019 VALUE { IF(V(U1_U4_N656859) >0.5, 16.67u
+  ,0)    }
X_U1_U4_U34         U1_U4_N656859 U1_U4_N656901 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U20         U1_U4_N656901 U1_U4_N656973 one_shot PARAMS:  T=1.1k  
C_U1_U4_C25         U1_U4_N658019 0  5n IC=0 TC=0,0 
C_U1_U4_C2         U1_U4_VC_CLF1 0  1u IC=0 TC=0,0 
X_U1_U4_U52         EN1_OK UVLO_OK U1_U4_N657501 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U10         U1_U4_N658019 U1_U4_N658097 U1_U4_N656961 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U4_U19         U1_U4_N656967 U1_U4_N657121 one_shot PARAMS:  T=1.1k  
X_U1_U4_U29         U1_U4_N656941 U1_U4_N656961 U1_U4_N656967 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_S6    U1_U4_N657413 0 U1_U4_VC_CLF1 0 CURNT_FOLDBK1_U1_U4_S6 
X_U1_U4_U30         U1_U4_N657239 U1_U4_N657269 d_d PARAMS:
V_U1_U4_V5         U1_U4_N658097 0 1
E_U1_U4_ABM37         U1_U4_N657269 0 VALUE { {IF(FOLDBACK>0.5, V(CRNT_LIMIT1),
+  0)}    }
R_R7         ILIM1 N625182  1m TC=0,0 
V_U2_V3         U2_N5294513 0 250m
V_U2_V6         U2_N229700 0 1.8
X_U2_U3         EN2_INT U2_N530051 U2_N5299733 U2_N530149 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V4         U2_N529529 0 1.8
X_U2_S1    STDBY_DLY 0 U2_N529839 EN1_OK POWER_UP_U2_S1 
V_U2_V7         U2_N5299733 0 250m
X_U2_U9         SEL1_INT U2_N529345 U2_N5292953 U2_N529795 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V8         U2_N530051 0 1.8
R_U2_R21         U2_N529795 SEL1_OK  14.43 TC=0,0 
X_U2_U1         PWR_PAD_INT U2_N229598 U2_N2295123 U2_N520995 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V11         U2_N5292953 0 250m
V_U2_Vuv_hys         U2_N2295123 0 100m
V_U2_V12         U2_N529345 0 1.8
V_U2_V2         U2_N229598 0 2.6
X_U2_U10         SEL2_INT U2_N529663 U2_N5296133 U2_N529883 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R20         U2_N522418 LATCH_OK  14.43 TC=0,0 
R_U2_R18         U2_N520995 UVLO_OK  14.43 TC=0,0 
X_U2_U6         LATCH_INT U2_N229416 U2_N2293383 U2_N522418 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R23         U2_N529883 SEL2_OK  14.43 TC=0,0 
V_U2_V13         U2_N5296133 0 250m
X_U2_S2    STDBY_DLY 0 U2_N530149 EN2_OK POWER_UP_U2_S2 
R_U2_R19         U2_N522261 DIAG_EN_OK  14.43 TC=0,0 
C_U2_C29         UVLO_OK 0  1u IC=0 TC=0,0 
C_U2_C32         SEL1_OK 0  1u IC=0 TC=0,0 
V_U2_V9         U2_N2293383 0 250m
C_U2_C31         LATCH_OK 0  1u IC=0 TC=0,0 
V_U2_V14         U2_N529663 0 1.8
C_U2_C30         DIAG_EN_OK 0  1u IC=0 TC=0,0 
V_U2_V10         U2_N229416 0 1.8
X_U2_U4         DIA_EN_INT U2_N229700 U2_N2296343 U2_N522261 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_C33         EN1_OK 0  1u IC=0 TC=0,0 
C_U2_C35         EN2_OK 0  1u IC=0 TC=0,0 
X_U2_U2         EN1_INT U2_N529529 U2_N5294513 U2_N529839 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_C34         SEL2_OK 0  1u IC=0 TC=0,0 
V_U2_V5         U2_N2296343 0 250m
R_R3         EN2 GND  1MEG TC=0,0 
.PARAM  foldback=1
.ENDS TPS2HB16D-Q1_TRANS

*$
.subckt TPS2HB16D-Q1_H1 1 2 3 4  
H_H1         3 4 VH_H1 940000
VH_H1         1 2 0V
.ends TPS2HB16D-Q1_H1
*$
.subckt TPS2HB16D-Q1_H2 1 2 3 4  
H_H2         3 4 VH_H2 940000
VH_H2         1 2 0V
.ends TPS2HB16D-Q1_H2
*$
.subckt DRIVER2_U6_U2_S12 1 2 3 4  
S_U6_U2_S12         3 4 1 2 _U6_U2_S12
RS_U6_U2_S12         1 2 1G
.MODEL         _U6_U2_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends DRIVER2_U6_U2_S12
*$
.subckt DRIVER2_U6_U2_F3 1 2 3 4  
F_U6_U2_F3         3 4 VF_U6_U2_F3 25u
VF_U6_U2_F3         1 2 0V
.ends DRIVER2_U6_U2_F3
*$
.subckt DRIVER2_U6_U2_H13 1 2 3 4  
H_U6_U2_H13         3 4 VH_U6_U2_H13 1
VH_U6_U2_H13         1 2 0V
.ends DRIVER2_U6_U2_H13
*$
.subckt DRIVER2_U6_U2_S13 1 2 3 4  
S_U6_U2_S13         3 4 1 2 _U6_U2_S13
RS_U6_U2_S13         1 2 1G
.MODEL         _U6_U2_S13 VSWITCH Roff=1e5 Ron=1u Voff=0.1 Von=0.9
.ends DRIVER2_U6_U2_S13
*$
.subckt DRIVER2_U6_U2_S14 1 2 3 4  
S_U6_U2_S14         3 4 1 2 _U6_U2_S14
RS_U6_U2_S14         1 2 1G
.MODEL         _U6_U2_S14 VSWITCH Roff=1e7 Ron=10K Voff=0.1 Von=0.9
.ends DRIVER2_U6_U2_S14
*$
.subckt DRIVER2_U6_U2_F4 1 2 3 4  
F_U6_U2_F4         3 4 VF_U6_U2_F4 1
VF_U6_U2_F4         1 2 0V
.ends DRIVER2_U6_U2_F4
*$
.subckt DRIVER2_U6_U2_F5 1 2 3 4  
F_U6_U2_F5         3 4 VF_U6_U2_F5 1
VF_U6_U2_F5         1 2 0V
.ends DRIVER2_U6_U2_F5
*$
.subckt CURLIM_OPENLD2_U6_U1_S4 1 2 3 4  
S_U6_U1_S4         3 4 1 2 _U6_U1_S4
RS_U6_U1_S4         1 2 1G
.MODEL         _U6_U1_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURLIM_OPENLD2_U6_U1_S4
*$
.subckt CURNT_FOLDBK2_U6_U4_S6 1 2 3 4  
S_U6_U4_S6         3 4 1 2 _U6_U4_S6
RS_U6_U4_S6         1 2 1G
.MODEL         _U6_U4_S6 VSWITCH Roff=1E7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK2_U6_U4_S6
*$
.subckt CURNT_FOLDBK2_U6_U4_S4 1 2 3 4  
S_U6_U4_S4         3 4 1 2 _U6_U4_S4
RS_U6_U4_S4         1 2 1G
.MODEL         _U6_U4_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK2_U6_U4_S4
*$
.subckt MUX_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S1
*$
.subckt MUX_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S2
*$
.subckt MUX_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9
.ends MUX_U3_S4
*$
.subckt MUX_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S3
*$
.subckt CURLIM_OPENLD1_U1_U1_S4 1 2 3 4  
S_U1_U1_S4         3 4 1 2 _U1_U1_S4
RS_U1_U1_S4         1 2 1G
.MODEL         _U1_U1_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURLIM_OPENLD1_U1_U1_S4
*$
.subckt DRIVER1_U1_U2_F5 1 2 3 4  
F_U1_U2_F5         3 4 VF_U1_U2_F5 1
VF_U1_U2_F5         1 2 0V
.ends DRIVER1_U1_U2_F5
*$
.subckt DRIVER1_U1_U2_H13 1 2 3 4  
H_U1_U2_H13         3 4 VH_U1_U2_H13 1
VH_U1_U2_H13         1 2 0V
.ends DRIVER1_U1_U2_H13
*$
.subckt DRIVER1_U1_U2_S13 1 2 3 4  
S_U1_U2_S13         3 4 1 2 _U1_U2_S13
RS_U1_U2_S13         1 2 1G
.MODEL         _U1_U2_S13 VSWITCH Roff=1e5 Ron=1u Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S13
*$
.subckt DRIVER1_U1_U2_S14 1 2 3 4  
S_U1_U2_S14         3 4 1 2 _U1_U2_S14
RS_U1_U2_S14         1 2 1G
.MODEL         _U1_U2_S14 VSWITCH Roff=1e7 Ron=10K Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S14
*$
.subckt DRIVER1_U1_U2_S12 1 2 3 4  
S_U1_U2_S12         3 4 1 2 _U1_U2_S12
RS_U1_U2_S12         1 2 1G
.MODEL         _U1_U2_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S12
*$
.subckt DRIVER1_U1_U2_F4 1 2 3 4  
F_U1_U2_F4         3 4 VF_U1_U2_F4 1
VF_U1_U2_F4         1 2 0V
.ends DRIVER1_U1_U2_F4
*$
.subckt DRIVER1_U1_U2_F3 1 2 3 4  
F_U1_U2_F3         3 4 VF_U1_U2_F3 25u
VF_U1_U2_F3         1 2 0V
.ends DRIVER1_U1_U2_F3
*$
.subckt CURNT_FOLDBK1_U1_U4_S4 1 2 3 4  
S_U1_U4_S4         3 4 1 2 _U1_U4_S4
RS_U1_U4_S4         1 2 1G
.MODEL         _U1_U4_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U1_U4_S4
*$
.subckt CURNT_FOLDBK1_U1_U4_S6 1 2 3 4  
S_U1_U4_S6         3 4 1 2 _U1_U4_S6
RS_U1_U4_S6         1 2 1G
.MODEL         _U1_U4_S6 VSWITCH Roff=1E7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U1_U4_S6
*$
.subckt POWER_UP_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=14.33 Ron=36 Voff=0.1 Von=0.9
.ends POWER_UP_U2_S1
*$
.subckt POWER_UP_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=14.33 Ron=36 Voff=0.1 Von=0.9
.ends POWER_UP_U2_S2
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.subckt one_shot in out

+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }

.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75

.ends one_shot
*$
.subckt d_d1 1 2

d1 1 2 dd1

.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends d_d1
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 

gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)} 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
*$
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends srlatchrhp_basic_gen
*$

.model NMOS01_TPS2HB08 nmos

+ vto=2.02
+ kp=156250
+ lambda=0.001
*$
.subckt srlatchshp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 

gq 0 qint value = {if(v(s) > {vthresh},5,if(v(r)>{vthresh},-5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)} 
cdummy1 q 0 1n 
cdummy2 qb 0 1n 
.ic v(qint) {vss}
*$
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends srlatchshp_basic_gen
*$

.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$

.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$

.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$

.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$

.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$

.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
* nodes : 101 102 : nodes between which variable resistance is placed
* 201 202 : nodes to whose voltage the resistance is proportional
* parameters : rref : reference value of the resistance
rin 201 202 1G; input resistance
r 301 0 {rref}
fcopy 0 301 vsense 1; copy output current thru Z
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl
vsense 106 102 0; sense iout
.ENDS RVAR
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$