;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-29
	MOV -11, <-20
	DJN -1, @-20
	SUB -7, <-120
	ADD @38, 1
	ADD @38, 1
	SUB @-127, 100
	SPL -7, @-120
	SUB @-127, 100
	SUB @-127, 100
	SUB #0, -31
	SPL 0, <12
	JMN 300, 90
	DAT <0, <2
	DAT #7, <314
	ADD #270, <1
	ADD #275, <0
	SPL -710, -630
	SPL -710, -630
	SUB -207, <-120
	DAT #-127, #100
	SLT 20, @12
	SUB <113, 210
	JMZ @113, 210
	JMZ <-127, 100
	JMP 130, 107
	JMP 130, 107
	CMP -752, -10
	CMP #-7, 2
	MOV -1, <-29
	JMN 0, <814
	ADD <270, <1
	SPL 0, #2
	SPL -7, @-120
	JMZ @3, #-70
	ADD #270, <1
	SUB -207, <-120
	ADD #275, <1
	CMP -207, <-120
	ADD #270, <1
	JMP @12, #290
	JMP 130, 107
	SLT 25, @12
	JMZ 20, <12
	JMZ 20, <12
	MOV -1, <-29
	CMP -207, <-120
	CMP -207, <-120
	SUB -7, <-120
	ADD #270, <1
	ADD 0, @15
