

================================================================
== Vitis HLS Report for 'ctr_encrypt_Pipeline_37'
================================================================
* Date:           Fri Dec  9 00:45:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_92_p2             |         +|   0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond111_fu_98_p2       |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 104|         130|          68|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg     |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index7_9_load  |   9|          2|   64|        128|
    |gmem_blk_n_R                         |   9|          2|    1|          2|
    |loop_index7_9_fu_44                  |   9|          2|   64|        128|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  54|         12|  132|        264|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_134                     |  64|   0|   64|          0|
    |exitcond111_reg_139               |   1|   0|    1|          0|
    |gmem_addr_read_reg_129            |   8|   0|    8|          0|
    |loop_index7_9_fu_44               |  64|   0|   64|          0|
    |loop_index7_9_load_reg_124        |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 206|   0|  206|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_37|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_37|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_37|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_37|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_37|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_37|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                     gmem|       pointer|
|add_ln24_20          |   in|   64|     ap_none|              add_ln24_20|        scalar|
|block_r_address0     |  out|    4|   ap_memory|                  block_r|         array|
|block_r_ce0          |  out|    1|   ap_memory|                  block_r|         array|
|block_r_we0          |  out|    1|   ap_memory|                  block_r|         array|
|block_r_d0           |  out|    8|   ap_memory|                  block_r|         array|
|select_ln23_9        |   in|   64|     ap_none|            select_ln23_9|        scalar|
+---------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index7_9 = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index7_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 16384, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%select_ln23_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %select_ln23_9"   --->   Operation 7 'read' 'select_ln23_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln24_20_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln24_20"   --->   Operation 8 'read' 'add_ln24_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %loop_index7_9"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion6.9"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index7_9_load = load i64 %loop_index7_9"   --->   Operation 11 'load' 'loop_index7_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln24_20_read"   --->   Operation 12 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr"   --->   Operation 13 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 14 [1/1] (3.52ns)   --->   "%empty = add i64 %loop_index7_9_load, i64 1"   --->   Operation 14 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.77ns)   --->   "%exitcond111 = icmp_eq  i64 %empty, i64 %select_ln23_9_read"   --->   Operation 15 'icmp' 'exitcond111' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond111, void %loop-memcpy-expansion6.9.loop-memcpy-expansion6.9_crit_edge, void %post-loop-memcpy-expansion5.9.loopexit.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%block_addr = getelementptr i8 %block_r, i64 0, i64 %loop_index7_9_load"   --->   Operation 18 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %gmem_addr_read, i4 %block_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 20 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %empty, i64 %loop_index7_9"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond111)> <Delay = 1.58>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion6.9"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!exitcond111)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (exitcond111)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln24_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ select_ln23_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index7_9      (alloca           ) [ 0111]
specinterface_ln0  (specinterface    ) [ 0000]
select_ln23_9_read (read             ) [ 0110]
add_ln24_20_read   (read             ) [ 0110]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
loop_index7_9_load (load             ) [ 0101]
gmem_addr          (getelementptr    ) [ 0000]
gmem_addr_read     (read             ) [ 0101]
empty              (add              ) [ 0101]
exitcond111        (icmp             ) [ 0101]
br_ln0             (br               ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
block_addr         (getelementptr    ) [ 0000]
store_ln0          (store            ) [ 0000]
empty_52           (speclooptripcount) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln24_20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln24_20"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln23_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln23_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="loop_index7_9_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index7_9/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="select_ln23_9_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln23_9_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add_ln24_20_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln24_20_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="gmem_addr_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="block_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="64" slack="1"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="1"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="loop_index7_9_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="1"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index7_9_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="gmem_addr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="1"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="exitcond111_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="1"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond111/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="0" index="1" bw="64" slack="2"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="loop_index7_9_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="loop_index7_9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="select_ln23_9_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_9_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="add_ln24_20_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_20_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="loop_index7_9_load_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="loop_index7_9_load "/>
</bind>
</comp>

<comp id="129" class="1005" name="gmem_addr_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="empty_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="139" class="1005" name="exitcond111_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond111 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="86" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="44" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="127"><net_src comp="83" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="132"><net_src comp="60" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="142"><net_src comp="98" pin="2"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: block_r | {3 }
 - Input state : 
	Port: ctr_encrypt_Pipeline_37 : gmem | {2 }
	Port: ctr_encrypt_Pipeline_37 : add_ln24_20 | {1 }
	Port: ctr_encrypt_Pipeline_37 : select_ln23_9 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		gmem_addr_read : 1
		empty : 1
		exitcond111 : 2
		br_ln0 : 3
	State 3
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_92          |    0    |    71   |
|----------|-------------------------------|---------|---------|
|   icmp   |       exitcond111_fu_98       |    0    |    29   |
|----------|-------------------------------|---------|---------|
|          | select_ln23_9_read_read_fu_48 |    0    |    0    |
|   read   |  add_ln24_20_read_read_fu_54  |    0    |    0    |
|          |   gmem_addr_read_read_fu_60   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   100   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| add_ln24_20_read_reg_119 |   64   |
|       empty_reg_134      |   64   |
|    exitcond111_reg_139   |    1   |
|  gmem_addr_read_reg_129  |    8   |
|loop_index7_9_load_reg_124|   64   |
|   loop_index7_9_reg_107  |   64   |
|select_ln23_9_read_reg_114|   64   |
+--------------------------+--------+
|           Total          |   329  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   100  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   329  |    -   |
+-----------+--------+--------+
|   Total   |   329  |   100  |
+-----------+--------+--------+
