ILOC Simulator, Version 412-2015-2
Interlock settings: memory registers branches 

0:      [loadI 128 => r1 (128)]
1:      [load r1 (addr: 128) => r2 (0)]
Simulator Error: Invalid register number r7 used in cycle 2.
2:      [loadI 132 => r7 (132)]