Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:35:16 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.888        0.000                      0                  242        0.178        0.000                      0                  242        5.400        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.750}      11.500          86.957          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.888        0.000                      0                  242        0.178        0.000                      0                  242        5.400        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (clk rise@11.500ns - clk rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 7.309ns (73.266%)  route 2.667ns (26.734%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 15.182 - 11.500 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.378     4.160    clk_IBUF_BUFG
    DSP48_X0Y56                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.786 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     6.786    n_106_temp__0/temp
    DSP48_X0Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      0.938     7.724 r  temp__1/temp/P[1]
                         net (fo=2, routed)           0.617     8.341    n_104_temp__1/temp
    SLICE_X12Y143        LUT2 (Prop_lut2_I0_O)        0.043     8.384 r  uport2_i_22/O
                         net (fo=1, routed)           0.000     8.384    n_0_uport2_i_22
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     8.561 r  uport2_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    n_0_uport2_i_4__0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.611 r  uport2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.611    n_0_uport2_i_3__0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.661 r  uport2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.661    n_0_uport2_i_2__0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.813 r  uport2_i_1__0/O[1]
                         net (fo=2, routed)           0.506     9.320    temp__2[29]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.678 r  uport2/uport2/P[0]
                         net (fo=1, routed)           0.480    12.158    n_105_uport2/uport2
    SLICE_X12Y147        LUT2 (Prop_lut2_I1_O)        0.043    12.201 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    12.201    n_0_uport[23]_i_14
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.447 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.447    n_0_uport_reg[23]_i_10
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.549 f  uport_reg[27]_i_10/O[0]
                         net (fo=3, routed)           0.298    12.846    n_7_uport_reg[27]_i_10
    SLICE_X10Y148        LUT3 (Prop_lut3_I0_O)        0.119    12.965 r  uport[23]_i_4/O
                         net (fo=1, routed)           0.343    13.308    n_0_uport[23]_i_4
    SLICE_X11Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242    13.550 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    n_0_uport_reg[23]_i_1
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.599 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.600    n_0_uport_reg[27]_i_1
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.114    13.714 r  uport_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.422    14.136    uport00_out[30]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.500    11.500 r  
    AL31                                              0.000    11.500 r  clk
                         net (fo=0)                   0.000    11.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490    11.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    13.995    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.115    15.182    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.226    15.409    
                         clock uncertainty           -0.035    15.373    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.350    15.023    temp/temp
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uport_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            uport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.394%)  route 0.135ns (34.606%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.639     1.894    clk_IBUF_BUFG
    SLICE_X11Y149                                                     r  uport_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.100     1.994 r  uport_reg[27]/Q
                         net (fo=4, routed)           0.135     2.129    uport_OBUF[27]
    SLICE_X11Y149        LUT6 (Prop_lut6_I5_O)        0.028     2.157 r  uport[27]_i_6/O
                         net (fo=1, routed)           0.000     2.157    n_0_uport[27]_i_6
    SLICE_X11Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.241 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.242    n_0_uport_reg[27]_i_1
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.044     2.286 r  uport_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.000     2.286    uport00_out[28]
    SLICE_X11Y150        FDRE                                         r  uport_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.790     2.286    clk_IBUF_BUFG
    SLICE_X11Y150                                                     r  uport_reg[28]/C
                         clock pessimism             -0.248     2.037    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.070     2.107    uport_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5.75 }
Period:             11.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349     11.500  10.151  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.750   5.400   SLICE_X2Y139   yport_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     5.750   5.400   SLICE_X11Y150  uport_reg[28]/C



