// Seed: 2901241830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire   id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
