#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat May  7 12:21:58 2022
# Process ID: 20416
# Current directory: C:/Users/david/Desktop/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6036 C:\Users\david\Desktop\final_project\final_project.xpr
# Log file: C:/Users/david/Desktop/final_project/vivado.log
# Journal file: C:/Users/david/Desktop/final_project\vivado.jou
# Running On: LAPTOP-4GO7Q5C4, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/david/Desktop/final_project/final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/david/Desktop/final_project/final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.730 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
ERROR: [VRFC 10-2989] 'wrn' is not declared [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:472]
ERROR: [VRFC 10-2865] module 'controlUnit' ignored due to previous errors [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:446]
INFO: [VRFC 10-311] analyzing module muxRegrt
ERROR: [VRFC 10-2865] module 'muxRegrt' ignored due to previous errors [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:617]
INFO: [VRFC 10-311] analyzing module regFile
ERROR: [VRFC 10-2865] module 'regFile' ignored due to previous errors [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:635]
INFO: [VRFC 10-311] analyzing module immediateExtender
ERROR: [VRFC 10-2865] module 'immediateExtender' ignored due to previous errors [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:669]
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
ERROR: [VRFC 10-2865] module 'idexe_pipelineRegister' ignored due to previous errors [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:681]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1611.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1614.789 ; gain = 230.059
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1614.789 ; gain = 230.059
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/david/Desktop/final_project/final_project.srcs/utils_1/imports/synth_1/datapath.dcp with file C:/Users/david/Desktop/final_project/final_project.runs/synth_1/datapath.dcp
launch_runs synth_1 -jobs 8
[Sat May  7 12:47:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Desktop/final_project/final_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat May  7 12:48:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Desktop/final_project/final_project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wpcir' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1681.336 ; gain = 22.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wpcir' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1685.020 ; gain = 3.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1688.262 ; gain = 0.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol wbData, assumed default net type wire [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-2938] 'wbData' is already implicitly declared on line 84 [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:99]
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:82]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/david/Desktop/final_project/final_project.srcs/utils_1/imports/synth_1/datapath.dcp with file C:/Users/david/Desktop/final_project/final_project.runs/synth_1/datapath.dcp
launch_runs synth_1 -jobs 8
[Sat May  7 13:45:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Desktop/final_project/final_project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:80]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'destReg' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAddr
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifid_pipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.muxRegrt
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.muxForwardA
Compiling module xil_defaultlib.muxForwardB
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexe_pipelineRegister
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMem
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memWB
Compiling module xil_defaultlib.wbData
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2286.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
