 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : huffman
Version: U-2022.12
Date   : Sat Feb 17 01:27:50 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prob_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  huffman            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  addr_reg[2]/CK (DFFRX2)                  0.00       0.50 r
  addr_reg[2]/Q (DFFRX2)                   0.83       1.33 r
  U1223/Y (NOR3BX2)                        0.29       1.62 f
  U2115/Y (AOI211X4)                       0.73       2.36 r
  U1193/Y (INVX20)                         0.15       2.51 f
  U1315/Y (NOR2X4)                         0.30       2.81 r
  U1374/Y (CLKINVX2)                       0.51       3.32 f
  U2086/Y (OAI21XL)                        0.54       3.87 r
  U1277/Y (OAI211X4)                       0.40       4.26 f
  U1515/Y (INVXL)                          0.43       4.69 r
  U2122/Y (AOI21X1)                        0.23       4.92 f
  U2123/Y (AOI2BB2X1)                      0.32       5.24 r
  U1231/Y (OAI22X1)                        0.22       5.46 f
  U2124/Y (OAI221XL)                       0.51       5.97 r
  U2125/Y (AO22X1)                         0.41       6.39 r
  U1302/Y (OAI21X4)                        0.14       6.53 f
  U1301/Y (NAND2X6)                        0.20       6.73 r
  U1517/Y (NOR2X1)                         0.15       6.88 f
  U1288/Y (CLKBUFX8)                       0.28       7.16 f
  U1224/Y (NOR2X6)                         0.22       7.38 r
  U1189/Y (CLKINVX6)                       0.13       7.51 f
  U1399/Y (AOI33XL)                        0.56       8.08 r
  U1756/Y (OAI22X2)                        0.47       8.55 f
  U1307/Y (INVX3)                          0.33       8.87 r
  U1306/Y (NAND2X1)                        0.16       9.03 f
  U1206/Y (CLKBUFX3)                       0.48       9.51 f
  U1207/Y (INVX3)                          0.39       9.90 r
  U1248/Y (OR2X1)                          0.24      10.14 r
  U1265/Y (NAND2X1)                        0.13      10.28 f
  prob_reg[1][6]/D (DFFRX2)                0.00      10.28 f
  data arrival time                                  10.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  prob_reg[1][6]/CK (DFFRX2)               0.00      10.40 r
  library setup time                      -0.12      10.28
  data required time                                 10.28
  -----------------------------------------------------------
  data required time                                 10.28
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
