module fifo_sync(
    input clk,
    input rst,
    input wr_en,
    input rd_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output full,
    output empty
);

reg [2:0] wr_ptr, rd_ptr;
reg [7:0] mem [0:7];
integer i;

// Full and Empty Logic
assign empty = (wr_ptr == rd_ptr);
assign full  = ((wr_ptr + 1'b1) == rd_ptr);

always @(posedge clk)
begin
    if(rst)
    begin
        wr_ptr   <= 3'b000;
        rd_ptr   <= 3'b000;
        data_out <= 8'b0;

        for(i=0; i<8; i=i+1)
            mem[i] <= 8'b0;
    end
    else
    begin
        if(wr_en && !full)
        begin
            mem[wr_ptr] <= data_in;
            wr_ptr <= wr_ptr + 1'b1;
        end

        if(rd_en && !empty)
        begin
            data_out <= mem[rd_ptr];
            rd_ptr <= rd_ptr + 1'b1;
        end
    end
end

endmodule
