#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 18 10:22:51 2022
# Process ID: 2832
# Current directory: C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8712 C:\Users\Administrator\Desktop\IMX305\FPGA_TEST_PATTERN\FPGA_TEST_PATTERN.xpr
# Log file: C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/vivado.log
# Journal file: C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN\vivado.jou
# Running On: DESKTOP-3IBOVQT, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 2, Host memory: 17010 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.xpr
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
current_run [get_runs synth_1_copy_1]
set_property part xc7s6csga225-2 [get_runs synth_1_copy_1]
set_property part xc7s6csga225-2 [current_project]
reset_run clk_wiz_0_synth_1
reset_run fifo_generator_0_synth_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
copy_run -name impl_2_copy_1 [get_runs impl_2] -parent_run synth_1_copy_1
set_property strategy Performance_Auto_1 [get_runs impl_2]
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_runs impl_2_copy_1 -jobs 4
wait_on_run impl_2_copy_1
close_design
copy_run -name impl_2_copy_2 [get_runs impl_2] -parent_run synth_1_copy_1
set_property strategy {Vivado Implementation Defaults} [get_runs impl_2_copy_2]
set_property strategy {Vivado Implementation Defaults} [get_runs impl_2]
delete_runs "synth_1 impl_2_copy_1 impl_2_copy_2 clk_wiz_0_synth_1 fifo_generator_0_synth_1"
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
upgrade_ip -srcset fifo_generator_0 -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  fifo_generator_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips fifo_generator_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_wiz_0] C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run synth_1_copy_1
launch_runs synth_1_copy_1 -jobs 4
wait_on_run synth_1_copy_1
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset fifo_generator_0] C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 4
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1_copy_1
launch_runs synth_1_copy_1 -jobs 4
wait_on_run synth_1_copy_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
open_run synth_1_copy_1 -name synth_1_copy_1
reset_run synth_1_copy_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
close_design
open_run impl_2
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1_copy_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
open_run impl_2
