==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-812] 'C:\Users\Baron\Desktop\EE_297_Repo\EE_297\hardware_imp\vitis_hls\lane_seg_hls\weights\conv0_w.h' file not found (lane_seg_hls/lane_seg_top.cpp:12:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/csynth.tcl:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.91 seconds; current allocated memory: 1.044 GB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'lane_seg'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.037 seconds; current allocated memory: 1.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.76 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-194] in function 'lane_seg_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], unsigned int, unsigned int&, unsigned int&)': Undefined function encoder0_c1 (lane_seg_hls/lane_seg_top.cpp:46:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.47 seconds; current allocated memory: 1.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.836 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-194] in function 'lane_seg_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], unsigned int, unsigned int&, unsigned int&)': Undefined function encoder0_c1 (lane_seg_hls/lane_seg_top.cpp:48:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.384 seconds; current allocated memory: 1.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:10:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:10:31)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:10:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:11:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:12:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:12:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:13:20)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:18:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:19:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:20:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:21:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:24:16)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:24:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:24:51)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:27:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:28:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:29:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:42:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:47:47)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.588 seconds; current allocated memory: 0.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.757 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.141 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.105 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 52, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 15.702 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.672 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.024 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_15ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_15ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_21s_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_18s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.081 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 11 seconds. Elapsed time: 19.149 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 9.964 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.037 seconds; current allocated memory: 1.313 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 14 seconds. Elapsed time: 88.881 seconds; current allocated memory: 280.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.654 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.1 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.515 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.473 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.229 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.063 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.105 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 52, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 15.547 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.693 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.905 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_15ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_15ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_21s_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_18s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.266 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 11 seconds. Elapsed time: 19.231 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.309 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 10.137 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.023 seconds; current allocated memory: 1.313 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 14 seconds. Elapsed time: 89.714 seconds; current allocated memory: 280.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.527 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.542 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.017 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.091 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 150, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 91 seconds. CPU system time: 0 seconds. Elapsed time: 90.811 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.334 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.292 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 6 seconds. Elapsed time: 12.233 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.044 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.007 seconds; current allocated memory: 1.270 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 114 seconds. CPU system time: 8 seconds. Elapsed time: 136.463 seconds; current allocated memory: 231.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.809 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.833 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.122 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.059 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.086 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 150, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92 seconds. CPU system time: 0 seconds. Elapsed time: 92.842 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 6 seconds. Elapsed time: 12.311 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.933 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.951 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 115 seconds. CPU system time: 8 seconds. Elapsed time: 138.484 seconds; current allocated memory: 231.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.614 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.976 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.198 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.091 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 84 seconds. CPU system time: 0 seconds. Elapsed time: 84.434 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.712 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 6 seconds. Elapsed time: 9.144 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.927 seconds; current allocated memory: 1.212 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102 seconds. CPU system time: 8 seconds. Elapsed time: 125.834 seconds; current allocated memory: 171.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.978 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 17.247 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.644 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.557 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 55.515 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:43:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:48:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_6' (lane_seg_hls/lane_seg_support.cpp:43:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_7' (lane_seg_hls/lane_seg_support.cpp:46:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_8' (lane_seg_hls/lane_seg_support.cpp:47:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_9' (lane_seg_hls/lane_seg_support.cpp:48:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_28_1'(lane_seg_hls/lane_seg_support.cpp:28:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_37_4'(lane_seg_hls/lane_seg_support.cpp:37:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:37:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.065 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (lane_seg_hls/lane_seg_support.cpp:30) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.092 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_2' (lane_seg_hls/lane_seg_support.cpp:29:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (lane_seg_hls/lane_seg_support.cpp:28:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_4' (lane_seg_hls/lane_seg_support.cpp:37:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 1 seconds. Elapsed time: 64.964 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.464 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline 'VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 5 seconds. Elapsed time: 8.644 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.904 seconds; current allocated memory: 1.235 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 85 seconds. CPU system time: 7 seconds. Elapsed time: 151.563 seconds; current allocated memory: 199.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.357 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.314 seconds; current allocated memory: 0.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 23.608 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.481 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.536 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 55.161 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:43:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:48:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_6' (lane_seg_hls/lane_seg_support.cpp:43:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_7' (lane_seg_hls/lane_seg_support.cpp:46:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_8' (lane_seg_hls/lane_seg_support.cpp:47:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_9' (lane_seg_hls/lane_seg_support.cpp:48:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_28_1'(lane_seg_hls/lane_seg_support.cpp:28:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_37_4'(lane_seg_hls/lane_seg_support.cpp:37:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:37:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.301 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (lane_seg_hls/lane_seg_support.cpp:30) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.096 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_2' (lane_seg_hls/lane_seg_support.cpp:29:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (lane_seg_hls/lane_seg_support.cpp:28:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_4' (lane_seg_hls/lane_seg_support.cpp:37:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 88 seconds. CPU system time: 0 seconds. Elapsed time: 88.76 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.632 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline 'VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.638 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 6 seconds. Elapsed time: 9.078 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.914 seconds; current allocated memory: 1.264 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109 seconds. CPU system time: 8 seconds. Elapsed time: 176.193 seconds; current allocated memory: 224.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.772 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 18.005 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (lane_seg_hls/lane_seg_support.cpp:21:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:21:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (lane_seg_hls/lane_seg_support.cpp:22:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:22:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (lane_seg_hls/lane_seg_support.cpp:23:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:23:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'biases' (lane_seg_hls/lane_seg_support.cpp:27:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:27:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.212 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 56.014 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_11' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:66:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_12' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:69:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_13' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:70:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_14' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:71:48)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_11' (lane_seg_hls/lane_seg_support.cpp:66:36) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_12' (lane_seg_hls/lane_seg_support.cpp:69:40) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_13' (lane_seg_hls/lane_seg_support.cpp:70:44) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_14' (lane_seg_hls/lane_seg_support.cpp:71:48) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'local_weights': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:18:9)
INFO: [HLS 214-248] Applying array_partition to 'local_biases': Complete partitioning on dimension 1. (lane_seg_hls/lane_seg_support.cpp:26:9)
INFO: [HLS 214-115] Multiple burst reads of length 864 and bit width 32 in loop 'VITIS_LOOP_31_1'(lane_seg_hls/lane_seg_support.cpp:31:27) has been inferred on bundle 'gmem_wts'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:31:27)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_43_5'(lane_seg_hls/lane_seg_support.cpp:43:27) has been inferred on bundle 'gmem_wts'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:43:27)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_51_6'(lane_seg_hls/lane_seg_support.cpp:51:27) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:51:27)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_60_9'(lane_seg_hls/lane_seg_support.cpp:60:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:60:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.704 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_8' (lane_seg_hls/lane_seg_support.cpp:53) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 1.109 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (lane_seg_hls/lane_seg_support.cpp:33:35) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (lane_seg_hls/lane_seg_support.cpp:32:31) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (lane_seg_hls/lane_seg_support.cpp:31:27) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_7' (lane_seg_hls/lane_seg_support.cpp:52:31) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_6' (lane_seg_hls/lane_seg_support.cpp:51:27) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:27) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 99 seconds. CPU system time: 1 seconds. Elapsed time: 98.605 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.992 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_43_5' pipeline 'VITIS_LOOP_43_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_43_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' pipeline 'VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_61_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.552 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 6 seconds. Elapsed time: 9.941 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_wts' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/encoder0_c1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/encoder0_c1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'encoder0_c1_weights', 'encoder0_c1_biases', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.395 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.594 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.31 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 139 seconds. CPU system time: 9 seconds. Elapsed time: 216.582 seconds; current allocated memory: 344.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.915 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.604 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.544 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.318 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.342 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.098 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.704 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.896 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 17.857 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.298 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-194] in function 'lane_seg_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], unsigned int, unsigned int&, unsigned int&)': Undefined function encoder0_c1 (lane_seg_hls/lane_seg_top.cpp:55:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.012 seconds; current allocated memory: 6.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:19:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:19:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:19:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_H' (lane_seg_hls/lane_seg_support.cpp:20:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_W' (lane_seg_hls/lane_seg_support.cpp:20:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:20:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'K' (lane_seg_hls/lane_seg_support.cpp:21:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'K' (lane_seg_hls/lane_seg_support.cpp:21:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:21:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:21:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:22:19)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:27:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:28:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:29:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:30:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:33:16)
ERROR: [HLS 207-3776] use of undeclared identifier 'PAD' (lane_seg_hls/lane_seg_support.cpp:33:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:33:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'PAD' (lane_seg_hls/lane_seg_support.cpp:33:54)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:33:59)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:36:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:37:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:38:33)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 54.903 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:53:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:57:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_6' (lane_seg_hls/lane_seg_support.cpp:53:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_7' (lane_seg_hls/lane_seg_support.cpp:56:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_8' (lane_seg_hls/lane_seg_support.cpp:57:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_9' (lane_seg_hls/lane_seg_support.cpp:58:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:/Users/Baron/Desktop/EE_297_Repo/EE_297/ML_PATH_EE297/EE297_env/01_main/03_lanes_code/weights/encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:/Users/Baron/Desktop/EE_297_Repo/EE_297/ML_PATH_EE297/EE297_env/01_main/03_lanes_code/weights/encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_38_1'(lane_seg_hls/lane_seg_support.cpp:38:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:38:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_47_4'(lane_seg_hls/lane_seg_support.cpp:47:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:47:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.633 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (lane_seg_hls/lane_seg_support.cpp:40) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 1.109 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (lane_seg_hls/lane_seg_support.cpp:39:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (lane_seg_hls/lane_seg_support.cpp:38:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_4' (lane_seg_hls/lane_seg_support.cpp:47:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 52, loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 15.04 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.384 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' pipeline 'VITIS_LOOP_47_4_VITIS_LOOP_48_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_15ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_15ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_21s_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_18s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.956 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 11 seconds. Elapsed time: 18.781 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.34 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.045 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 14 seconds. Elapsed time: 130.554 seconds; current allocated memory: 285.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.927 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.389 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.347 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.896 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.433 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.834 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.694 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.321 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 77 seconds. CPU system time: 3 seconds. Elapsed time: 345.278 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.98 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.038 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 31.344 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 58.686 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:54:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:59:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_6' (lane_seg_hls/lane_seg_support.cpp:54:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1'(lane_seg_hls/lane_seg_support.cpp:35:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:35:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4'(lane_seg_hls/lane_seg_support.cpp:48:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:48:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.705 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (lane_seg_hls/lane_seg_support.cpp:37) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:32:30)...1480 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.106 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (lane_seg_hls/lane_seg_support.cpp:36:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (lane_seg_hls/lane_seg_support.cpp:35:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (lane_seg_hls/lane_seg_support.cpp:48:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 46, loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 16.993 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.939 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.467 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.387 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.462 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.638 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_24_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_24_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_24_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_24_1_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 13 seconds. Elapsed time: 29.931 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.771 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.206 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.281 seconds; current allocated memory: 1.335 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 84 seconds. CPU system time: 15 seconds. Elapsed time: 167.312 seconds; current allocated memory: 301.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.977 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 20.467 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.648 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.047 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.978 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 59.336 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:54:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:59:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_6' (lane_seg_hls/lane_seg_support.cpp:54:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1'(lane_seg_hls/lane_seg_support.cpp:35:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:35:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4'(lane_seg_hls/lane_seg_support.cpp:48:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:48:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.348 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.070 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (lane_seg_hls/lane_seg_support.cpp:37) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:32:30)...1674 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.111 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (lane_seg_hls/lane_seg_support.cpp:36:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (lane_seg_hls/lane_seg_support.cpp:35:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (lane_seg_hls/lane_seg_support.cpp:48:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 47, loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 21.599 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.234 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.886 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.247 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 59 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.759 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 13 seconds. Elapsed time: 30.099 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 8.233 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.356 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 88 seconds. CPU system time: 15 seconds. Elapsed time: 171.741 seconds; current allocated memory: 325.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.31 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.421 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.705 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.525 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.531 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.638 seconds; current allocated memory: 0.336 MB.
