module register_file(output [3:0] A, output[3:0] B, input D,);



endmodule
