$date
	Wed Oct 29 23:35:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUBSrcMux_tb $end
$var wire 32 ! b [31:0] $end
$var reg 32 " Imm_ext [31:0] $end
$var reg 32 # ru_rs2 [31:0] $end
$var reg 1 $ sel $end
$var integer 32 % errors [31:0] $end
$var integer 32 & tests [31:0] $end
$scope module dut $end
$var wire 32 ' Imm_ext [31:0] $end
$var wire 32 ( ru_rs2 [31:0] $end
$var wire 1 $ sel $end
$var reg 32 ) b [31:0] $end
$upscope $end
$scope task check_result $end
$var reg 32 * expected [31:0] $end
$var reg 32 + imm_val [31:0] $end
$var reg 32 , rs2_val [31:0] $end
$var reg 1 - sel_val $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
bx ,
bx +
bx *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#10
b10100 !
b10100 )
b1100100 "
b1100100 '
b10100 #
b10100 (
b1 &
b10100 *
0-
b1100100 +
b10100 ,
#20
b1100100 !
b1100100 )
1$
b10 &
b1100100 *
1-
#30
b11111111111111111111111111100000 !
b11111111111111111111111111100000 )
0$
b10000 "
b10000 '
b11111111111111111111111111100000 #
b11111111111111111111111111100000 (
b11 &
b11111111111111111111111111100000 *
0-
b10000 +
b11111111111111111111111111100000 ,
#40
b11111111111111111111111111110000 !
b11111111111111111111111111110000 )
1$
b11111111111111111111111111110000 "
b11111111111111111111111111110000 '
b1010000 #
b1010000 (
b100 &
b11111111111111111111111111110000 *
1-
b11111111111111111111111111110000 +
b1010000 ,
#50
b1111111111111111111111111111111 !
b1111111111111111111111111111111 )
0$
b1 "
b1 '
b1111111111111111111111111111111 #
b1111111111111111111111111111111 (
b101 &
b1111111111111111111111111111111 *
0-
b1 +
b1111111111111111111111111111111 ,
#60
b111111111111 !
b111111111111 )
1$
b111111111111 "
b111111111111 '
b100000000 #
b100000000 (
b110 &
b111111111111 *
1-
b111111111111 +
b100000000 ,
#70
b0 !
b0 )
0$
b100000 "
b100000 '
b0 #
b0 (
b111 &
b0 *
0-
b100000 +
b0 ,
#80
1$
b0 "
b0 '
b101010111100 #
b101010111100 (
b1000 &
1-
b0 +
b101010111100 ,
#90
