-- generated by newgenasym Thu Mar 24 13:54:33 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ics525 is
    port (    
	CLK:       OUT    STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	\pd*\:     IN     STD_LOGIC;    
	R0:        IN     STD_LOGIC;    
	R1:        IN     STD_LOGIC;    
	R2:        IN     STD_LOGIC;    
	R3:        IN     STD_LOGIC;    
	R4:        IN     STD_LOGIC;    
	R5:        IN     STD_LOGIC;    
	R6:        IN     STD_LOGIC;    
	REF:       OUT    STD_LOGIC;    
	S0:        IN     STD_LOGIC;    
	S1:        IN     STD_LOGIC;    
	S2:        IN     STD_LOGIC;    
	V0:        IN     STD_LOGIC;    
	V1:        IN     STD_LOGIC;    
	V2:        IN     STD_LOGIC;    
	V3:        IN     STD_LOGIC;    
	V4:        IN     STD_LOGIC;    
	V5:        IN     STD_LOGIC;    
	V6:        IN     STD_LOGIC;    
	V7:        IN     STD_LOGIC;    
	V8:        IN     STD_LOGIC;    
	VDD:       IN     STD_LOGIC;    
	VDD1:      IN     STD_LOGIC;    
	\x1/iclk\: IN     STD_LOGIC;    
	X2:        IN     STD_LOGIC);
end ics525;
