
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /mnt/c/MTP_orginal/gap//bfs-10.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2500199 heartbeat IPC: 3.99968 cumulative IPC: 3.99968 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5044349 heartbeat IPC: 3.93059 cumulative IPC: 3.96483 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6310145 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 23348793 heartbeat IPC: 0.546315 cumulative IPC: 0.29345 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 57444177 heartbeat IPC: 0.293295 cumulative IPC: 0.293347 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 91506841 heartbeat IPC: 0.293577 cumulative IPC: 0.293439 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 135073219 heartbeat IPC: 0.229535 cumulative IPC: 0.271817 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 187251750 heartbeat IPC: 0.19165 cumulative IPC: 0.248699 (Simulation time: 0 hr 2 min 41 sec) 
Finished CPU 0 instructions: 50000000 cycles: 205604372 cumulative IPC: 0.243185 (Simulation time: 0 hr 2 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.243185 instructions: 50000000 cycles: 205604372
cpu0_DTLB TOTAL     ACCESS:   10774097  HIT:   10721480  MISS:      52617
cpu0_DTLB LOAD      ACCESS:    9768504  HIT:    9716263  MISS:      52241
cpu0_DTLB RFO       ACCESS:    1005593  HIT:    1005217  MISS:        376
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 77.5157 cycles
cpu0_ITLB TOTAL     ACCESS:    5651752  HIT:    5651752  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5651752  HIT:    5651752  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         89  HIT:         88  MISS:          1
cpu0_L1I LOAD      ACCESS:         89  HIT:         88  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:      52617  HIT:       5489  MISS:      47128
cpu0_STLB LOAD      ACCESS:      52241  HIT:       5179  MISS:      47062
cpu0_STLB RFO       ACCESS:        376  HIT:        310  MISS:         66
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 76.4957 cycles
cpu0_L1D TOTAL     ACCESS:   10404719  HIT:    8220916  MISS:    2183803
cpu0_L1D LOAD      ACCESS:    9285765  HIT:    7108080  MISS:    2177685
cpu0_L1D RFO       ACCESS:    1071835  HIT:    1068109  MISS:       3726
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      47119  HIT:      44727  MISS:       2392
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 78.6808 cycles
cpu0_L2C TOTAL     ACCESS:    2302569  HIT:    1400962  MISS:     901607
cpu0_L2C LOAD      ACCESS:    2177686  HIT:    1276610  MISS:     901076
cpu0_L2C RFO       ACCESS:       3726  HIT:       3243  MISS:        483
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     118765  HIT:     118760  MISS:          5
cpu0_L2C TRANSLATION ACCESS:       2392  HIT:       2349  MISS:         43
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 163.571 cycles
LLC TOTAL     ACCESS:    1020970  HIT:     155939  MISS:     865031
LLC LOAD      ACCESS:     901076  HIT:      38484  MISS:     862592
LLC RFO       ACCESS:        483  HIT:        410  MISS:         73
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     119368  HIT:     117039  MISS:       2329
LLC TRANSLATION ACCESS:         43  HIT:          6  MISS:         37
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 148.599 cycles
LLC Load Access : 901076
Dead Block count: 197936
Unique Blocks Accessed: 517785
Reuse_distance_Access
01_0 127
02_1 713
03_2 1791
04_3-4 6757
05_5-6 8293
06_7-8 6796
07_9-10 5196
08_11-12 3929
09_13-15 4053
10_16-20 3723
11_21-30 2967
12_31-40 1251
13_41-50 860
14_51-60 562
15_61-70 388
16_71-80 319
17_81-100 559
18_101-150 14574
19_151-200 130885
20_>200 189548
Avg_block_Reuse_Access
01_0 0
02_1 0
03_2 0
04_3-4 1
05_5-6 16
06_7-8 163
07_9-10 314
08_11-12 445
09_13-15 487
10_16-20 395
11_21-30 411
12_31-40 260
13_41-50 178
14_51-60 127
15_61-70 130
16_71-80 101
17_81-100 181
18_101-150 7064
19_151-200 127997
20_>200 181579
Access_per_block
01_0 0
02_1 197936
03_2 300024
04_3-4 16963
05_5-6 277
06_7-8 227
07_9-10 205
08_11-12 175
09_13-15 299
10_16-20 599
11_21-30 798
12_31-40 239
13_41-50 37
14_51-60 6
15_61-70 0
16_71-80 0
17_81-100 0
18_101-150 0
19_151-200 0
20_>200 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     136346  ROW_BUFFER_MISS:     726356
 DBUS AVG_CONGESTED_CYCLE:    3.39393
 WQ ROW_BUFFER_HIT:      74078  ROW_BUFFER_MISS:      47491  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.6243% MPKI: 37.9777 Average ROB Occupancy at Mispredict: 11.5055
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 37.9776
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

