{"cycle": 9, "coreDone": 0, "gpRegVal": 15, "result": 10, "until": {"hit": 0, "steps": 0}, "pc": {"if": 28, "id": 0, "ex": 24, "mem": 20, "wb": 16}, "instr": {"if": 1213187, "id": 19, "ex": 4203139, "mem": 3154467, "wb": 1075937843}, "id": {"rs1": 0, "rs2": 0, "rd": 0, "we": 0}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 0, "b_sel": 0}, "ex": {"alu_result": 4, "pc_src": 0, "pc_jb": 28, "rd": 5, "we": 1, "mem_rd_op": 0, "mem_wr_op": 1, "mem_to_reg": 1}, "mem": {"addr": 4, "rd_op": 0, "wr_op": 1, "wdata": 10, "rdata": 15, "rd": 4, "we": 0, "mem_to_reg": 0}, "wb": {"rd": 4, "we": 0, "wdata": 4, "check_res": 4}}
{"cycle": 12, "coreDone": 0, "gpRegVal": 15, "result": 4294967295, "until": {"hit": 0, "steps": 0}, "pc": {"if": 40, "id": 36, "ex": 32, "mem": 28, "wb": 0}, "instr": {"if": 230499, "id": 1049475, "ex": 19, "mem": 1213187, "wb": 19}, "id": {"rs1": 0, "rs2": 1, "rd": 7, "we": 1}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 0, "b_sel": 0}, "ex": {"alu_result": 0, "pc_src": 0, "pc_jb": 32, "rd": 0, "we": 1, "mem_rd_op": 1, "mem_wr_op": 1, "mem_to_reg": 0}, "mem": {"addr": 0, "rd_op": 1, "wr_op": 1, "wdata": 0, "rdata": 0, "rd": 6, "we": 1, "mem_to_reg": 1}, "wb": {"rd": 6, "we": 1, "wdata": 0, "check_res": 0}}
