{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689544704494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689544704497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 00:58:24 2023 " "Processing started: Mon Jul 17 00:58:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689544704497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689544704497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Task_1 -c Task_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Task_1 -c Task_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689544704498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689544704705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689544712822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689544712822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serializer " "Elaborating entity \"serializer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689544712854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689544713167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689544713353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689544713353 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "clk_i~input " "clock port is fed by virtual pin \"clk_i~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1689544713369 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "26 " "Design contains 26 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ser_data_o " "Pin \"ser_data_o\" is virtual output pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ser_data_val_o " "Pin \"ser_data_val_o\" is virtual output pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 13 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busy_o " "Pin \"busy_o\" is virtual output pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "srst_i " "Pin \"srst_i\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[15\] " "Pin \"data_i\[15\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[7\] " "Pin \"data_i\[7\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[11\] " "Pin \"data_i\[11\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[3\] " "Pin \"data_i\[3\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[13\] " "Pin \"data_i\[13\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[5\] " "Pin \"data_i\[5\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[9\] " "Pin \"data_i\[9\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[1\] " "Pin \"data_i\[1\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[14\] " "Pin \"data_i\[14\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[6\] " "Pin \"data_i\[6\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[10\] " "Pin \"data_i\[10\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[2\] " "Pin \"data_i\[2\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[12\] " "Pin \"data_i\[12\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[4\] " "Pin \"data_i\[4\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[8\] " "Pin \"data_i\[8\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[0\] " "Pin \"data_i\[0\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clk_i " "Pin \"clk_i\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_val_i " "Pin \"data_val_i\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_mod_i\[3\] " "Pin \"data_mod_i\[3\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_mod_i\[0\] " "Pin \"data_mod_i\[0\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_mod_i\[1\] " "Pin \"data_mod_i\[1\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_mod_i\[2\] " "Pin \"data_mod_i\[2\]\" is virtual input pin" {  } { { "../rtl/serializer.sv" "" { Text "/home/vladimir/Projects/Metrotek/Lab_1/Task_1/rtl/serializer.sv" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1689544713369 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1689544713369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689544713375 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689544713375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689544713375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689544713375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689544713380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 00:58:33 2023 " "Processing ended: Mon Jul 17 00:58:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689544713380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689544713380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689544713380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689544713380 ""}
