# RISCV PROCESSOR WITH VERILOG
32BIT
5-STAGE PIPELINED
(HAZARD DETECTION)
![image](https://github.com/chunhonggi/CHUN/assets/83743927/414153e0-dec5-4849-bb65-9c782d196d71)
