
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//unshare_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401918 <.init>:
  401918:	stp	x29, x30, [sp, #-16]!
  40191c:	mov	x29, sp
  401920:	bl	401ea0 <ferror@plt+0x60>
  401924:	ldp	x29, x30, [sp], #16
  401928:	ret

Disassembly of section .plt:

0000000000401930 <memcpy@plt-0x20>:
  401930:	stp	x16, x30, [sp, #-16]!
  401934:	adrp	x16, 417000 <ferror@plt+0x151c0>
  401938:	ldr	x17, [x16, #4088]
  40193c:	add	x16, x16, #0xff8
  401940:	br	x17
  401944:	nop
  401948:	nop
  40194c:	nop

0000000000401950 <memcpy@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401954:	ldr	x17, [x16]
  401958:	add	x16, x16, #0x0
  40195c:	br	x17

0000000000401960 <_exit@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401964:	ldr	x17, [x16, #8]
  401968:	add	x16, x16, #0x8
  40196c:	br	x17

0000000000401970 <setuid@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401974:	ldr	x17, [x16, #16]
  401978:	add	x16, x16, #0x10
  40197c:	br	x17

0000000000401980 <strtoul@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401984:	ldr	x17, [x16, #24]
  401988:	add	x16, x16, #0x18
  40198c:	br	x17

0000000000401990 <strlen@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401994:	ldr	x17, [x16, #32]
  401998:	add	x16, x16, #0x20
  40199c:	br	x17

00000000004019a0 <fputs@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019a4:	ldr	x17, [x16, #40]
  4019a8:	add	x16, x16, #0x28
  4019ac:	br	x17

00000000004019b0 <exit@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019b4:	ldr	x17, [x16, #48]
  4019b8:	add	x16, x16, #0x30
  4019bc:	br	x17

00000000004019c0 <dup@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019c4:	ldr	x17, [x16, #56]
  4019c8:	add	x16, x16, #0x38
  4019cc:	br	x17

00000000004019d0 <mount@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019d4:	ldr	x17, [x16, #64]
  4019d8:	add	x16, x16, #0x40
  4019dc:	br	x17

00000000004019e0 <__libc_current_sigrtmax@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019e4:	ldr	x17, [x16, #72]
  4019e8:	add	x16, x16, #0x48
  4019ec:	br	x17

00000000004019f0 <execl@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019f4:	ldr	x17, [x16, #80]
  4019f8:	add	x16, x16, #0x50
  4019fc:	br	x17

0000000000401a00 <getegid@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a04:	ldr	x17, [x16, #88]
  401a08:	add	x16, x16, #0x58
  401a0c:	br	x17

0000000000401a10 <strtod@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a14:	ldr	x17, [x16, #96]
  401a18:	add	x16, x16, #0x60
  401a1c:	br	x17

0000000000401a20 <geteuid@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a24:	ldr	x17, [x16, #104]
  401a28:	add	x16, x16, #0x68
  401a2c:	br	x17

0000000000401a30 <pipe@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a34:	ldr	x17, [x16, #112]
  401a38:	add	x16, x16, #0x70
  401a3c:	br	x17

0000000000401a40 <__cxa_atexit@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a44:	ldr	x17, [x16, #120]
  401a48:	add	x16, x16, #0x78
  401a4c:	br	x17

0000000000401a50 <fputc@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a54:	ldr	x17, [x16, #128]
  401a58:	add	x16, x16, #0x80
  401a5c:	br	x17

0000000000401a60 <kill@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a64:	ldr	x17, [x16, #136]
  401a68:	add	x16, x16, #0x88
  401a6c:	br	x17

0000000000401a70 <unshare@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a74:	ldr	x17, [x16, #144]
  401a78:	add	x16, x16, #0x90
  401a7c:	br	x17

0000000000401a80 <fork@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a84:	ldr	x17, [x16, #152]
  401a88:	add	x16, x16, #0x98
  401a8c:	br	x17

0000000000401a90 <snprintf@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a94:	ldr	x17, [x16, #160]
  401a98:	add	x16, x16, #0xa0
  401a9c:	br	x17

0000000000401aa0 <localeconv@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401aa4:	ldr	x17, [x16, #168]
  401aa8:	add	x16, x16, #0xa8
  401aac:	br	x17

0000000000401ab0 <capset@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ab4:	ldr	x17, [x16, #176]
  401ab8:	add	x16, x16, #0xb0
  401abc:	br	x17

0000000000401ac0 <fileno@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ac4:	ldr	x17, [x16, #184]
  401ac8:	add	x16, x16, #0xb8
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ad4:	ldr	x17, [x16, #192]
  401ad8:	add	x16, x16, #0xc0
  401adc:	br	x17

0000000000401ae0 <getpid@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ae4:	ldr	x17, [x16, #200]
  401ae8:	add	x16, x16, #0xc8
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401af4:	ldr	x17, [x16, #208]
  401af8:	add	x16, x16, #0xd0
  401afc:	br	x17

0000000000401b00 <malloc@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b04:	ldr	x17, [x16, #216]
  401b08:	add	x16, x16, #0xd8
  401b0c:	br	x17

0000000000401b10 <open@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b14:	ldr	x17, [x16, #224]
  401b18:	add	x16, x16, #0xe0
  401b1c:	br	x17

0000000000401b20 <__isoc99_fscanf@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b24:	ldr	x17, [x16, #232]
  401b28:	add	x16, x16, #0xe8
  401b2c:	br	x17

0000000000401b30 <__strtol_internal@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b34:	ldr	x17, [x16, #240]
  401b38:	add	x16, x16, #0xf0
  401b3c:	br	x17

0000000000401b40 <strncmp@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b44:	ldr	x17, [x16, #248]
  401b48:	add	x16, x16, #0xf8
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b54:	ldr	x17, [x16, #256]
  401b58:	add	x16, x16, #0x100
  401b5c:	br	x17

0000000000401b60 <__libc_current_sigrtmin@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b64:	ldr	x17, [x16, #264]
  401b68:	add	x16, x16, #0x108
  401b6c:	br	x17

0000000000401b70 <__libc_start_main@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b74:	ldr	x17, [x16, #272]
  401b78:	add	x16, x16, #0x110
  401b7c:	br	x17

0000000000401b80 <fgetc@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b84:	ldr	x17, [x16, #280]
  401b88:	add	x16, x16, #0x118
  401b8c:	br	x17

0000000000401b90 <__strtoul_internal@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b94:	ldr	x17, [x16, #288]
  401b98:	add	x16, x16, #0x120
  401b9c:	br	x17

0000000000401ba0 <__xpg_basename@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ba4:	ldr	x17, [x16, #296]
  401ba8:	add	x16, x16, #0x128
  401bac:	br	x17

0000000000401bb0 <strcasecmp@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bb4:	ldr	x17, [x16, #304]
  401bb8:	add	x16, x16, #0x130
  401bbc:	br	x17

0000000000401bc0 <strdup@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bc4:	ldr	x17, [x16, #312]
  401bc8:	add	x16, x16, #0x138
  401bcc:	br	x17

0000000000401bd0 <close@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bd4:	ldr	x17, [x16, #320]
  401bd8:	add	x16, x16, #0x140
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401be4:	ldr	x17, [x16, #328]
  401be8:	add	x16, x16, #0x148
  401bec:	br	x17

0000000000401bf0 <write@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bf4:	ldr	x17, [x16, #336]
  401bf8:	add	x16, x16, #0x150
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c04:	ldr	x17, [x16, #344]
  401c08:	add	x16, x16, #0x158
  401c0c:	br	x17

0000000000401c10 <setgid@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c14:	ldr	x17, [x16, #352]
  401c18:	add	x16, x16, #0x160
  401c1c:	br	x17

0000000000401c20 <textdomain@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c24:	ldr	x17, [x16, #360]
  401c28:	add	x16, x16, #0x168
  401c2c:	br	x17

0000000000401c30 <getopt_long@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c34:	ldr	x17, [x16, #368]
  401c38:	add	x16, x16, #0x170
  401c3c:	br	x17

0000000000401c40 <execvp@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c44:	ldr	x17, [x16, #376]
  401c48:	add	x16, x16, #0x178
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c54:	ldr	x17, [x16, #384]
  401c58:	add	x16, x16, #0x180
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c64:	ldr	x17, [x16, #392]
  401c68:	add	x16, x16, #0x188
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c74:	ldr	x17, [x16, #400]
  401c78:	add	x16, x16, #0x190
  401c7c:	br	x17

0000000000401c80 <strtol@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c84:	ldr	x17, [x16, #408]
  401c88:	add	x16, x16, #0x198
  401c8c:	br	x17

0000000000401c90 <chdir@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c94:	ldr	x17, [x16, #416]
  401c98:	add	x16, x16, #0x1a0
  401c9c:	br	x17

0000000000401ca0 <free@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ca4:	ldr	x17, [x16, #424]
  401ca8:	add	x16, x16, #0x1a8
  401cac:	br	x17

0000000000401cb0 <strncasecmp@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cb4:	ldr	x17, [x16, #432]
  401cb8:	add	x16, x16, #0x1b0
  401cbc:	br	x17

0000000000401cc0 <nanosleep@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cc4:	ldr	x17, [x16, #440]
  401cc8:	add	x16, x16, #0x1b8
  401ccc:	br	x17

0000000000401cd0 <vasprintf@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cd4:	ldr	x17, [x16, #448]
  401cd8:	add	x16, x16, #0x1c0
  401cdc:	br	x17

0000000000401ce0 <strndup@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ce4:	ldr	x17, [x16, #456]
  401ce8:	add	x16, x16, #0x1c8
  401cec:	br	x17

0000000000401cf0 <strspn@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cf4:	ldr	x17, [x16, #464]
  401cf8:	add	x16, x16, #0x1d0
  401cfc:	br	x17

0000000000401d00 <strchr@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d04:	ldr	x17, [x16, #472]
  401d08:	add	x16, x16, #0x1d8
  401d0c:	br	x17

0000000000401d10 <setgroups@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d14:	ldr	x17, [x16, #480]
  401d18:	add	x16, x16, #0x1e0
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d24:	ldr	x17, [x16, #488]
  401d28:	add	x16, x16, #0x1e8
  401d2c:	br	x17

0000000000401d30 <strcpy@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d34:	ldr	x17, [x16, #496]
  401d38:	add	x16, x16, #0x1f0
  401d3c:	br	x17

0000000000401d40 <chroot@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d44:	ldr	x17, [x16, #504]
  401d48:	add	x16, x16, #0x1f8
  401d4c:	br	x17

0000000000401d50 <warnx@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d54:	ldr	x17, [x16, #512]
  401d58:	add	x16, x16, #0x200
  401d5c:	br	x17

0000000000401d60 <read@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d64:	ldr	x17, [x16, #520]
  401d68:	add	x16, x16, #0x208
  401d6c:	br	x17

0000000000401d70 <dcgettext@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d74:	ldr	x17, [x16, #528]
  401d78:	add	x16, x16, #0x210
  401d7c:	br	x17

0000000000401d80 <capget@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d84:	ldr	x17, [x16, #536]
  401d88:	add	x16, x16, #0x218
  401d8c:	br	x17

0000000000401d90 <errx@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d94:	ldr	x17, [x16, #544]
  401d98:	add	x16, x16, #0x220
  401d9c:	br	x17

0000000000401da0 <strcspn@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401da4:	ldr	x17, [x16, #552]
  401da8:	add	x16, x16, #0x228
  401dac:	br	x17

0000000000401db0 <printf@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401db4:	ldr	x17, [x16, #560]
  401db8:	add	x16, x16, #0x230
  401dbc:	br	x17

0000000000401dc0 <__errno_location@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401dc4:	ldr	x17, [x16, #568]
  401dc8:	add	x16, x16, #0x238
  401dcc:	br	x17

0000000000401dd0 <getenv@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401dd4:	ldr	x17, [x16, #576]
  401dd8:	add	x16, x16, #0x240
  401ddc:	br	x17

0000000000401de0 <__xstat@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401de4:	ldr	x17, [x16, #584]
  401de8:	add	x16, x16, #0x248
  401dec:	br	x17

0000000000401df0 <prctl@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401df4:	ldr	x17, [x16, #592]
  401df8:	add	x16, x16, #0x250
  401dfc:	br	x17

0000000000401e00 <waitpid@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e04:	ldr	x17, [x16, #600]
  401e08:	add	x16, x16, #0x258
  401e0c:	br	x17

0000000000401e10 <fprintf@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e14:	ldr	x17, [x16, #608]
  401e18:	add	x16, x16, #0x260
  401e1c:	br	x17

0000000000401e20 <err@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e24:	ldr	x17, [x16, #616]
  401e28:	add	x16, x16, #0x268
  401e2c:	br	x17

0000000000401e30 <setlocale@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e34:	ldr	x17, [x16, #624]
  401e38:	add	x16, x16, #0x270
  401e3c:	br	x17

0000000000401e40 <ferror@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e44:	ldr	x17, [x16, #632]
  401e48:	add	x16, x16, #0x278
  401e4c:	br	x17

Disassembly of section .text:

0000000000401e50 <.text>:
  401e50:	mov	x29, #0x0                   	// #0
  401e54:	mov	x30, #0x0                   	// #0
  401e58:	mov	x5, x0
  401e5c:	ldr	x1, [sp]
  401e60:	add	x2, sp, #0x8
  401e64:	mov	x6, sp
  401e68:	movz	x0, #0x0, lsl #48
  401e6c:	movk	x0, #0x0, lsl #32
  401e70:	movk	x0, #0x40, lsl #16
  401e74:	movk	x0, #0x255c
  401e78:	movz	x3, #0x0, lsl #48
  401e7c:	movk	x3, #0x0, lsl #32
  401e80:	movk	x3, #0x40, lsl #16
  401e84:	movk	x3, #0x55a0
  401e88:	movz	x4, #0x0, lsl #48
  401e8c:	movk	x4, #0x0, lsl #32
  401e90:	movk	x4, #0x40, lsl #16
  401e94:	movk	x4, #0x5620
  401e98:	bl	401b70 <__libc_start_main@plt>
  401e9c:	bl	401c00 <abort@plt>
  401ea0:	adrp	x0, 417000 <ferror@plt+0x151c0>
  401ea4:	ldr	x0, [x0, #4064]
  401ea8:	cbz	x0, 401eb0 <ferror@plt+0x70>
  401eac:	b	401be0 <__gmon_start__@plt>
  401eb0:	ret
  401eb4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401eb8:	add	x0, x0, #0x358
  401ebc:	adrp	x1, 418000 <ferror@plt+0x161c0>
  401ec0:	add	x1, x1, #0x358
  401ec4:	cmp	x0, x1
  401ec8:	b.eq	401efc <ferror@plt+0xbc>  // b.none
  401ecc:	stp	x29, x30, [sp, #-32]!
  401ed0:	mov	x29, sp
  401ed4:	adrp	x0, 405000 <ferror@plt+0x31c0>
  401ed8:	ldr	x0, [x0, #1616]
  401edc:	str	x0, [sp, #24]
  401ee0:	mov	x1, x0
  401ee4:	cbz	x1, 401ef4 <ferror@plt+0xb4>
  401ee8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401eec:	add	x0, x0, #0x358
  401ef0:	blr	x1
  401ef4:	ldp	x29, x30, [sp], #32
  401ef8:	ret
  401efc:	ret
  401f00:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401f04:	add	x0, x0, #0x358
  401f08:	adrp	x1, 418000 <ferror@plt+0x161c0>
  401f0c:	add	x1, x1, #0x358
  401f10:	sub	x0, x0, x1
  401f14:	lsr	x1, x0, #63
  401f18:	add	x0, x1, x0, asr #3
  401f1c:	cmp	xzr, x0, asr #1
  401f20:	b.eq	401f58 <ferror@plt+0x118>  // b.none
  401f24:	stp	x29, x30, [sp, #-32]!
  401f28:	mov	x29, sp
  401f2c:	asr	x1, x0, #1
  401f30:	adrp	x0, 405000 <ferror@plt+0x31c0>
  401f34:	ldr	x0, [x0, #1624]
  401f38:	str	x0, [sp, #24]
  401f3c:	mov	x2, x0
  401f40:	cbz	x2, 401f50 <ferror@plt+0x110>
  401f44:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401f48:	add	x0, x0, #0x358
  401f4c:	blr	x2
  401f50:	ldp	x29, x30, [sp], #32
  401f54:	ret
  401f58:	ret
  401f5c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401f60:	ldrb	w0, [x0, #896]
  401f64:	cbnz	w0, 401f88 <ferror@plt+0x148>
  401f68:	stp	x29, x30, [sp, #-16]!
  401f6c:	mov	x29, sp
  401f70:	bl	401eb4 <ferror@plt+0x74>
  401f74:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401f78:	mov	w1, #0x1                   	// #1
  401f7c:	strb	w1, [x0, #896]
  401f80:	ldp	x29, x30, [sp], #16
  401f84:	ret
  401f88:	ret
  401f8c:	stp	x29, x30, [sp, #-16]!
  401f90:	mov	x29, sp
  401f94:	bl	401f00 <ferror@plt+0xc0>
  401f98:	ldp	x29, x30, [sp], #16
  401f9c:	ret
  401fa0:	adrp	x2, 418000 <ferror@plt+0x161c0>
  401fa4:	ldr	x2, [x2, #664]
  401fa8:	cbz	x2, 401ff0 <ferror@plt+0x1b0>
  401fac:	adrp	x2, 418000 <ferror@plt+0x161c0>
  401fb0:	add	x2, x2, #0x290
  401fb4:	ldr	w3, [x2]
  401fb8:	cmp	w3, w0
  401fbc:	b.ne	401fdc <ferror@plt+0x19c>  // b.any
  401fc0:	str	x1, [x2, #16]
  401fc4:	adrp	x1, 418000 <ferror@plt+0x161c0>
  401fc8:	ldr	w0, [x1, #900]
  401fcc:	add	w0, w0, #0x1
  401fd0:	str	w0, [x1, #900]
  401fd4:	mov	w0, #0x0                   	// #0
  401fd8:	ret
  401fdc:	add	x2, x2, #0x18
  401fe0:	ldr	x3, [x2, #8]
  401fe4:	cbnz	x3, 401fb4 <ferror@plt+0x174>
  401fe8:	mov	w0, #0xffffffea            	// #-22
  401fec:	b	401fd8 <ferror@plt+0x198>
  401ff0:	mov	w0, #0xffffffea            	// #-22
  401ff4:	b	401fd8 <ferror@plt+0x198>
  401ff8:	mov	x12, #0x1030                	// #4144
  401ffc:	sub	sp, sp, x12
  402000:	stp	x29, x30, [sp]
  402004:	mov	x29, sp
  402008:	stp	x21, x22, [sp, #32]
  40200c:	mov	w21, w0
  402010:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402014:	ldr	x4, [x0, #664]
  402018:	cbz	x4, 4020a8 <ferror@plt+0x268>
  40201c:	stp	x19, x20, [sp, #16]
  402020:	adrp	x19, 418000 <ferror@plt+0x161c0>
  402024:	add	x19, x19, #0x290
  402028:	adrp	x22, 405000 <ferror@plt+0x31c0>
  40202c:	add	x22, x22, #0x660
  402030:	mov	x20, #0x1000                	// #4096
  402034:	b	402044 <ferror@plt+0x204>
  402038:	add	x19, x19, #0x18
  40203c:	ldr	x4, [x19, #8]
  402040:	cbz	x4, 4020a4 <ferror@plt+0x264>
  402044:	ldr	x1, [x19, #16]
  402048:	cbz	x1, 402038 <ferror@plt+0x1f8>
  40204c:	mov	w3, w21
  402050:	mov	x2, x22
  402054:	mov	x1, x20
  402058:	add	x0, sp, #0x30
  40205c:	bl	401a90 <snprintf@plt>
  402060:	mov	x4, #0x0                   	// #0
  402064:	mov	x3, x20
  402068:	mov	x2, #0x0                   	// #0
  40206c:	ldr	x1, [x19, #16]
  402070:	add	x0, sp, #0x30
  402074:	bl	4019d0 <mount@plt>
  402078:	cbz	w0, 402038 <ferror@plt+0x1f8>
  40207c:	mov	w2, #0x5                   	// #5
  402080:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402084:	add	x1, x1, #0x670
  402088:	mov	x0, #0x0                   	// #0
  40208c:	bl	401d70 <dcgettext@plt>
  402090:	ldr	x3, [x19, #16]
  402094:	add	x2, sp, #0x30
  402098:	mov	x1, x0
  40209c:	mov	w0, #0x1                   	// #1
  4020a0:	bl	401e20 <err@plt>
  4020a4:	ldp	x19, x20, [sp, #16]
  4020a8:	mov	w0, #0x0                   	// #0
  4020ac:	ldp	x21, x22, [sp, #32]
  4020b0:	ldp	x29, x30, [sp]
  4020b4:	mov	x12, #0x1030                	// #4144
  4020b8:	add	sp, sp, x12
  4020bc:	ret
  4020c0:	mov	x12, #0x1090                	// #4240
  4020c4:	sub	sp, sp, x12
  4020c8:	stp	x29, x30, [sp]
  4020cc:	mov	x29, sp
  4020d0:	mov	w3, w0
  4020d4:	adrp	x2, 405000 <ferror@plt+0x31c0>
  4020d8:	add	x2, x2, #0x688
  4020dc:	mov	x1, #0x1000                	// #4096
  4020e0:	add	x0, sp, #0x10
  4020e4:	bl	401a90 <snprintf@plt>
  4020e8:	add	x2, sp, #0x1, lsl #12
  4020ec:	add	x2, x2, #0x10
  4020f0:	add	x1, sp, #0x10
  4020f4:	mov	w0, #0x0                   	// #0
  4020f8:	bl	401de0 <__xstat@plt>
  4020fc:	cbnz	w0, 402114 <ferror@plt+0x2d4>
  402100:	ldr	x0, [sp, #4120]
  402104:	ldp	x29, x30, [sp]
  402108:	mov	x12, #0x1090                	// #4240
  40210c:	add	sp, sp, x12
  402110:	ret
  402114:	mov	w2, #0x5                   	// #5
  402118:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40211c:	add	x1, x1, #0x698
  402120:	mov	x0, #0x0                   	// #0
  402124:	bl	401d70 <dcgettext@plt>
  402128:	add	x2, sp, #0x10
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401e20 <err@plt>
  402138:	cbz	x2, 4021c4 <ferror@plt+0x384>
  40213c:	stp	x29, x30, [sp, #-80]!
  402140:	mov	x29, sp
  402144:	stp	x19, x20, [sp, #16]
  402148:	stp	x21, x22, [sp, #32]
  40214c:	str	x23, [sp, #48]
  402150:	mov	w22, w0
  402154:	mov	x21, x1
  402158:	mov	x19, x2
  40215c:	bl	401dc0 <__errno_location@plt>
  402160:	mov	x20, x0
  402164:	mov	x23, #0xb280                	// #45696
  402168:	movk	x23, #0xee6, lsl #16
  40216c:	b	40218c <ferror@plt+0x34c>
  402170:	ldr	w1, [x20]
  402174:	cmp	w1, #0x4
  402178:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  40217c:	b.ne	4021cc <ferror@plt+0x38c>  // b.any
  402180:	cmp	w1, #0xb
  402184:	b.eq	4021e8 <ferror@plt+0x3a8>  // b.none
  402188:	cbz	x19, 4021d4 <ferror@plt+0x394>
  40218c:	str	wzr, [x20]
  402190:	mov	x2, x19
  402194:	mov	x1, x21
  402198:	mov	w0, w22
  40219c:	bl	401bf0 <write@plt>
  4021a0:	cmp	x0, #0x0
  4021a4:	b.le	402170 <ferror@plt+0x330>
  4021a8:	subs	x19, x19, x0
  4021ac:	b.eq	4021dc <ferror@plt+0x39c>  // b.none
  4021b0:	add	x21, x21, x0
  4021b4:	ldr	w0, [x20]
  4021b8:	cmp	w0, #0xb
  4021bc:	b.ne	40218c <ferror@plt+0x34c>  // b.any
  4021c0:	b	4021e8 <ferror@plt+0x3a8>
  4021c4:	mov	w0, #0x0                   	// #0
  4021c8:	ret
  4021cc:	mov	w0, #0xffffffff            	// #-1
  4021d0:	b	402204 <ferror@plt+0x3c4>
  4021d4:	mov	w0, #0x0                   	// #0
  4021d8:	b	402204 <ferror@plt+0x3c4>
  4021dc:	ldr	w0, [x20]
  4021e0:	cmp	w0, #0xb
  4021e4:	b.ne	402200 <ferror@plt+0x3c0>  // b.any
  4021e8:	str	xzr, [sp, #64]
  4021ec:	str	x23, [sp, #72]
  4021f0:	mov	x1, #0x0                   	// #0
  4021f4:	add	x0, sp, #0x40
  4021f8:	bl	401cc0 <nanosleep@plt>
  4021fc:	b	402188 <ferror@plt+0x348>
  402200:	mov	w0, #0x0                   	// #0
  402204:	ldp	x19, x20, [sp, #16]
  402208:	ldp	x21, x22, [sp, #32]
  40220c:	ldr	x23, [sp, #48]
  402210:	ldp	x29, x30, [sp], #80
  402214:	ret
  402218:	cmp	w0, #0x1
  40221c:	b.ls	402224 <ferror@plt+0x3e4>  // b.plast
  402220:	ret
  402224:	stp	x29, x30, [sp, #-32]!
  402228:	mov	x29, sp
  40222c:	stp	x19, x20, [sp, #16]
  402230:	adrp	x1, 406000 <ferror@plt+0x41c0>
  402234:	add	x1, x1, #0x350
  402238:	ldr	x20, [x1, w0, sxtw #3]
  40223c:	mov	w1, #0x1                   	// #1
  402240:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402244:	add	x0, x0, #0x6a8
  402248:	bl	401b10 <open@plt>
  40224c:	mov	w19, w0
  402250:	tbz	w0, #31, 402298 <ferror@plt+0x458>
  402254:	bl	401dc0 <__errno_location@plt>
  402258:	ldr	w0, [x0]
  40225c:	cmp	w0, #0x2
  402260:	b.ne	402270 <ferror@plt+0x430>  // b.any
  402264:	ldp	x19, x20, [sp, #16]
  402268:	ldp	x29, x30, [sp], #32
  40226c:	ret
  402270:	mov	w2, #0x5                   	// #5
  402274:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402278:	add	x1, x1, #0x6c0
  40227c:	mov	x0, #0x0                   	// #0
  402280:	bl	401d70 <dcgettext@plt>
  402284:	adrp	x2, 405000 <ferror@plt+0x31c0>
  402288:	add	x2, x2, #0x6a8
  40228c:	mov	x1, x0
  402290:	mov	w0, #0x1                   	// #1
  402294:	bl	401e20 <err@plt>
  402298:	mov	x0, x20
  40229c:	bl	401990 <strlen@plt>
  4022a0:	mov	x2, x0
  4022a4:	mov	x1, x20
  4022a8:	mov	w0, w19
  4022ac:	bl	402138 <ferror@plt+0x2f8>
  4022b0:	cbnz	w0, 4022c0 <ferror@plt+0x480>
  4022b4:	mov	w0, w19
  4022b8:	bl	401bd0 <close@plt>
  4022bc:	b	402264 <ferror@plt+0x424>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4022c8:	add	x1, x1, #0x6d0
  4022cc:	mov	x0, #0x0                   	// #0
  4022d0:	bl	401d70 <dcgettext@plt>
  4022d4:	adrp	x2, 405000 <ferror@plt+0x31c0>
  4022d8:	add	x2, x2, #0x6a8
  4022dc:	mov	x1, x0
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	bl	401e20 <err@plt>
  4022e8:	stp	x29, x30, [sp, #-256]!
  4022ec:	mov	x29, sp
  4022f0:	str	x2, [sp, #208]
  4022f4:	str	x3, [sp, #216]
  4022f8:	str	x4, [sp, #224]
  4022fc:	str	x5, [sp, #232]
  402300:	str	x6, [sp, #240]
  402304:	str	x7, [sp, #248]
  402308:	str	q0, [sp, #80]
  40230c:	str	q1, [sp, #96]
  402310:	str	q2, [sp, #112]
  402314:	str	q3, [sp, #128]
  402318:	str	q4, [sp, #144]
  40231c:	str	q5, [sp, #160]
  402320:	str	q6, [sp, #176]
  402324:	str	q7, [sp, #192]
  402328:	add	x2, sp, #0x100
  40232c:	str	x2, [sp, #48]
  402330:	str	x2, [sp, #56]
  402334:	add	x2, sp, #0xd0
  402338:	str	x2, [sp, #64]
  40233c:	mov	w2, #0xffffffd0            	// #-48
  402340:	str	w2, [sp, #72]
  402344:	mov	w2, #0xffffff80            	// #-128
  402348:	str	w2, [sp, #76]
  40234c:	ldp	x2, x3, [sp, #48]
  402350:	stp	x2, x3, [sp, #16]
  402354:	ldp	x2, x3, [sp, #64]
  402358:	stp	x2, x3, [sp, #32]
  40235c:	add	x2, sp, #0x10
  402360:	bl	401cd0 <vasprintf@plt>
  402364:	tbnz	w0, #31, 402370 <ferror@plt+0x530>
  402368:	ldp	x29, x30, [sp], #256
  40236c:	ret
  402370:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402374:	add	x1, x1, #0x6e0
  402378:	mov	w0, #0x1                   	// #1
  40237c:	bl	401e20 <err@plt>
  402380:	stp	x29, x30, [sp, #-64]!
  402384:	mov	x29, sp
  402388:	stp	x19, x20, [sp, #16]
  40238c:	stp	x21, x22, [sp, #32]
  402390:	mov	x22, x0
  402394:	mov	w20, w1
  402398:	mov	w21, w2
  40239c:	mov	w1, #0x1                   	// #1
  4023a0:	bl	401b10 <open@plt>
  4023a4:	tbnz	w0, #31, 402404 <ferror@plt+0x5c4>
  4023a8:	mov	w19, w0
  4023ac:	mov	w3, w21
  4023b0:	mov	w2, w20
  4023b4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4023b8:	add	x1, x1, #0x6f8
  4023bc:	add	x0, sp, #0x38
  4023c0:	bl	4022e8 <ferror@plt+0x4a8>
  4023c4:	ldr	x20, [sp, #56]
  4023c8:	mov	x0, x20
  4023cc:	bl	401990 <strlen@plt>
  4023d0:	mov	x2, x0
  4023d4:	mov	x1, x20
  4023d8:	mov	w0, w19
  4023dc:	bl	402138 <ferror@plt+0x2f8>
  4023e0:	cbnz	w0, 402428 <ferror@plt+0x5e8>
  4023e4:	ldr	x0, [sp, #56]
  4023e8:	bl	401ca0 <free@plt>
  4023ec:	mov	w0, w19
  4023f0:	bl	401bd0 <close@plt>
  4023f4:	ldp	x19, x20, [sp, #16]
  4023f8:	ldp	x21, x22, [sp, #32]
  4023fc:	ldp	x29, x30, [sp], #64
  402400:	ret
  402404:	mov	w2, #0x5                   	// #5
  402408:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40240c:	add	x1, x1, #0x6c0
  402410:	mov	x0, #0x0                   	// #0
  402414:	bl	401d70 <dcgettext@plt>
  402418:	mov	x2, x22
  40241c:	mov	x1, x0
  402420:	mov	w0, #0x1                   	// #1
  402424:	bl	401e20 <err@plt>
  402428:	mov	w2, #0x5                   	// #5
  40242c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402430:	add	x1, x1, #0x6d0
  402434:	mov	x0, #0x0                   	// #0
  402438:	bl	401d70 <dcgettext@plt>
  40243c:	mov	x2, x22
  402440:	mov	x1, x0
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401e20 <err@plt>
  40244c:	stp	x29, x30, [sp, #-32]!
  402450:	mov	x29, sp
  402454:	stp	x19, x20, [sp, #16]
  402458:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40245c:	ldr	x20, [x0, #880]
  402460:	bl	401dc0 <__errno_location@plt>
  402464:	mov	x19, x0
  402468:	str	wzr, [x0]
  40246c:	mov	x0, x20
  402470:	bl	401e40 <ferror@plt>
  402474:	cbz	w0, 4024bc <ferror@plt+0x67c>
  402478:	ldr	w0, [x19]
  40247c:	cmp	w0, #0x9
  402480:	b.eq	40248c <ferror@plt+0x64c>  // b.none
  402484:	cmp	w0, #0x20
  402488:	b.ne	4024e8 <ferror@plt+0x6a8>  // b.any
  40248c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402490:	ldr	x20, [x0, #856]
  402494:	str	wzr, [x19]
  402498:	mov	x0, x20
  40249c:	bl	401e40 <ferror@plt>
  4024a0:	cbz	w0, 402528 <ferror@plt+0x6e8>
  4024a4:	ldr	w0, [x19]
  4024a8:	cmp	w0, #0x9
  4024ac:	b.ne	402554 <ferror@plt+0x714>  // b.any
  4024b0:	ldp	x19, x20, [sp, #16]
  4024b4:	ldp	x29, x30, [sp], #32
  4024b8:	ret
  4024bc:	mov	x0, x20
  4024c0:	bl	401d20 <fflush@plt>
  4024c4:	cbnz	w0, 402478 <ferror@plt+0x638>
  4024c8:	mov	x0, x20
  4024cc:	bl	401ac0 <fileno@plt>
  4024d0:	tbnz	w0, #31, 402478 <ferror@plt+0x638>
  4024d4:	bl	4019c0 <dup@plt>
  4024d8:	tbnz	w0, #31, 402478 <ferror@plt+0x638>
  4024dc:	bl	401bd0 <close@plt>
  4024e0:	cbz	w0, 40248c <ferror@plt+0x64c>
  4024e4:	b	402478 <ferror@plt+0x638>
  4024e8:	cbz	w0, 40250c <ferror@plt+0x6cc>
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4024f4:	add	x1, x1, #0x700
  4024f8:	mov	x0, #0x0                   	// #0
  4024fc:	bl	401d70 <dcgettext@plt>
  402500:	bl	401c60 <warn@plt>
  402504:	mov	w0, #0x1                   	// #1
  402508:	bl	401960 <_exit@plt>
  40250c:	mov	w2, #0x5                   	// #5
  402510:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402514:	add	x1, x1, #0x700
  402518:	mov	x0, #0x0                   	// #0
  40251c:	bl	401d70 <dcgettext@plt>
  402520:	bl	401d50 <warnx@plt>
  402524:	b	402504 <ferror@plt+0x6c4>
  402528:	mov	x0, x20
  40252c:	bl	401d20 <fflush@plt>
  402530:	cbnz	w0, 4024a4 <ferror@plt+0x664>
  402534:	mov	x0, x20
  402538:	bl	401ac0 <fileno@plt>
  40253c:	tbnz	w0, #31, 4024a4 <ferror@plt+0x664>
  402540:	bl	4019c0 <dup@plt>
  402544:	tbnz	w0, #31, 4024a4 <ferror@plt+0x664>
  402548:	bl	401bd0 <close@plt>
  40254c:	cbz	w0, 4024b0 <ferror@plt+0x670>
  402550:	b	4024a4 <ferror@plt+0x664>
  402554:	mov	w0, #0x1                   	// #1
  402558:	bl	401960 <_exit@plt>
  40255c:	stp	x29, x30, [sp, #-224]!
  402560:	mov	x29, sp
  402564:	stp	x19, x20, [sp, #16]
  402568:	stp	x21, x22, [sp, #32]
  40256c:	stp	x23, x24, [sp, #48]
  402570:	stp	x25, x26, [sp, #64]
  402574:	stp	x27, x28, [sp, #80]
  402578:	mov	w23, w0
  40257c:	mov	x22, x1
  402580:	bl	401a20 <geteuid@plt>
  402584:	str	w0, [sp, #168]
  402588:	bl	401a00 <getegid@plt>
  40258c:	str	w0, [sp, #172]
  402590:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402594:	add	x1, x1, #0x940
  402598:	mov	w0, #0x6                   	// #6
  40259c:	bl	401e30 <setlocale@plt>
  4025a0:	adrp	x19, 405000 <ferror@plt+0x31c0>
  4025a4:	add	x19, x19, #0x738
  4025a8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4025ac:	add	x1, x1, #0x720
  4025b0:	mov	x0, x19
  4025b4:	bl	401b50 <bindtextdomain@plt>
  4025b8:	mov	x0, x19
  4025bc:	bl	401c20 <textdomain@plt>
  4025c0:	adrp	x0, 402000 <ferror@plt+0x1c0>
  4025c4:	add	x0, x0, #0x44c
  4025c8:	bl	405628 <ferror@plt+0x37e8>
  4025cc:	str	wzr, [sp, #152]
  4025d0:	str	wzr, [sp, #160]
  4025d4:	str	wzr, [sp, #156]
  4025d8:	str	wzr, [sp, #140]
  4025dc:	str	wzr, [sp, #136]
  4025e0:	mov	x28, #0x4000                	// #16384
  4025e4:	movk	x28, #0x4, lsl #16
  4025e8:	str	xzr, [sp, #112]
  4025ec:	str	xzr, [sp, #120]
  4025f0:	str	xzr, [sp, #104]
  4025f4:	str	wzr, [sp, #132]
  4025f8:	str	wzr, [sp, #128]
  4025fc:	mov	w21, #0x0                   	// #0
  402600:	mov	w25, #0x0                   	// #0
  402604:	mov	w0, #0xffffffff            	// #-1
  402608:	str	w0, [sp, #164]
  40260c:	adrp	x0, 406000 <ferror@plt+0x41c0>
  402610:	add	x0, x0, #0x350
  402614:	str	x0, [sp, #144]
  402618:	add	x26, x0, #0x50
  40261c:	adrp	x24, 405000 <ferror@plt+0x31c0>
  402620:	add	x24, x24, #0xef0
  402624:	adrp	x19, 406000 <ferror@plt+0x41c0>
  402628:	add	x19, x19, #0x2c8
  40262c:	mov	w20, #0x1                   	// #1
  402630:	mov	x4, #0x0                   	// #0
  402634:	mov	x3, x26
  402638:	mov	x2, x24
  40263c:	mov	x1, x22
  402640:	mov	w0, w23
  402644:	bl	401c30 <getopt_long@plt>
  402648:	cmn	w0, #0x1
  40264c:	b.eq	402d44 <ferror@plt+0xf04>  // b.none
  402650:	sub	w0, w0, #0x43
  402654:	cmp	w0, #0x41
  402658:	b.hi	402cf4 <ferror@plt+0xeb4>  // b.pmore
  40265c:	ldrh	w0, [x19, w0, uxtw #1]
  402660:	adr	x1, 40266c <ferror@plt+0x82c>
  402664:	add	x0, x1, w0, sxth #2
  402668:	br	x0
  40266c:	orr	w25, w25, #0x20000
  402670:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402674:	ldr	x1, [x0, #864]
  402678:	cbz	x1, 402630 <ferror@plt+0x7f0>
  40267c:	mov	w0, #0x20000               	// #131072
  402680:	bl	401fa0 <ferror@plt+0x160>
  402684:	b	402630 <ferror@plt+0x7f0>
  402688:	orr	w25, w25, #0x4000000
  40268c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402690:	ldr	x1, [x0, #864]
  402694:	cbz	x1, 402630 <ferror@plt+0x7f0>
  402698:	mov	w0, #0x4000000             	// #67108864
  40269c:	bl	401fa0 <ferror@plt+0x160>
  4026a0:	b	402630 <ferror@plt+0x7f0>
  4026a4:	orr	w25, w25, #0x8000000
  4026a8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4026ac:	ldr	x1, [x0, #864]
  4026b0:	cbz	x1, 402630 <ferror@plt+0x7f0>
  4026b4:	mov	w0, #0x8000000             	// #134217728
  4026b8:	bl	401fa0 <ferror@plt+0x160>
  4026bc:	b	402630 <ferror@plt+0x7f0>
  4026c0:	orr	w25, w25, #0x40000000
  4026c4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4026c8:	ldr	x1, [x0, #864]
  4026cc:	cbz	x1, 402630 <ferror@plt+0x7f0>
  4026d0:	mov	w0, #0x40000000            	// #1073741824
  4026d4:	bl	401fa0 <ferror@plt+0x160>
  4026d8:	b	402630 <ferror@plt+0x7f0>
  4026dc:	orr	w25, w25, #0x20000000
  4026e0:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4026e4:	ldr	x1, [x0, #864]
  4026e8:	cbz	x1, 402630 <ferror@plt+0x7f0>
  4026ec:	mov	w0, #0x20000000            	// #536870912
  4026f0:	bl	401fa0 <ferror@plt+0x160>
  4026f4:	b	402630 <ferror@plt+0x7f0>
  4026f8:	orr	w25, w25, #0x10000000
  4026fc:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402700:	ldr	x1, [x0, #864]
  402704:	cbz	x1, 402630 <ferror@plt+0x7f0>
  402708:	mov	w0, #0x10000000            	// #268435456
  40270c:	bl	401fa0 <ferror@plt+0x160>
  402710:	b	402630 <ferror@plt+0x7f0>
  402714:	orr	w25, w25, #0x2000000
  402718:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40271c:	ldr	x1, [x0, #864]
  402720:	cbz	x1, 402630 <ferror@plt+0x7f0>
  402724:	mov	w0, #0x2000000             	// #33554432
  402728:	bl	401fa0 <ferror@plt+0x160>
  40272c:	b	402630 <ferror@plt+0x7f0>
  402730:	orr	w25, w25, #0x20000
  402734:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402738:	ldr	x0, [x0, #864]
  40273c:	str	x0, [sp, #104]
  402740:	cbnz	x0, 402630 <ferror@plt+0x7f0>
  402744:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402748:	add	x0, x0, #0x710
  40274c:	str	x0, [sp, #104]
  402750:	b	402630 <ferror@plt+0x7f0>
  402754:	ldr	w0, [sp, #128]
  402758:	cmp	w0, #0x2
  40275c:	b.eq	40276c <ferror@plt+0x92c>  // b.none
  402760:	orr	w25, w25, #0x10000000
  402764:	str	w20, [sp, #128]
  402768:	b	402630 <ferror@plt+0x7f0>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402774:	add	x1, x1, #0x748
  402778:	mov	x0, #0x0                   	// #0
  40277c:	bl	401d70 <dcgettext@plt>
  402780:	mov	x1, x0
  402784:	mov	w0, #0x1                   	// #1
  402788:	bl	401d90 <errx@plt>
  40278c:	ldr	w0, [sp, #128]
  402790:	cmp	w0, #0x1
  402794:	b.eq	4027a8 <ferror@plt+0x968>  // b.none
  402798:	orr	w25, w25, #0x10000000
  40279c:	mov	w0, #0x2                   	// #2
  4027a0:	str	w0, [sp, #128]
  4027a4:	b	402630 <ferror@plt+0x7f0>
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4027b0:	add	x1, x1, #0x748
  4027b4:	mov	x0, #0x0                   	// #0
  4027b8:	bl	401d70 <dcgettext@plt>
  4027bc:	mov	x1, x0
  4027c0:	mov	w0, #0x1                   	// #1
  4027c4:	bl	401d90 <errx@plt>
  4027c8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4027cc:	ldr	x27, [x0, #864]
  4027d0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4027d4:	add	x1, x1, #0x790
  4027d8:	mov	x0, x27
  4027dc:	bl	401c50 <strcmp@plt>
  4027e0:	cbz	w0, 402824 <ferror@plt+0x9e4>
  4027e4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4027e8:	add	x1, x1, #0x798
  4027ec:	mov	x0, x27
  4027f0:	bl	401c50 <strcmp@plt>
  4027f4:	cbz	w0, 40281c <ferror@plt+0x9dc>
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402800:	add	x1, x1, #0x7a0
  402804:	mov	x0, #0x0                   	// #0
  402808:	bl	401d70 <dcgettext@plt>
  40280c:	mov	x2, x27
  402810:	mov	x1, x0
  402814:	mov	w0, #0x1                   	// #1
  402818:	bl	401d90 <errx@plt>
  40281c:	mov	x0, #0x1                   	// #1
  402820:	b	402828 <ferror@plt+0x9e8>
  402824:	mov	x0, #0x0                   	// #0
  402828:	str	w0, [sp, #164]
  40282c:	b	402630 <ferror@plt+0x7f0>
  402830:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402834:	ldr	x0, [x0, #864]
  402838:	str	x0, [sp, #96]
  40283c:	mov	x27, #0x0                   	// #0
  402840:	ldr	x0, [sp, #144]
  402844:	add	x28, x0, #0x10
  402848:	lsl	x0, x27, #4
  40284c:	ldr	x1, [sp, #96]
  402850:	ldr	x0, [x28, x0]
  402854:	bl	401c50 <strcmp@plt>
  402858:	cbz	w0, 40288c <ferror@plt+0xa4c>
  40285c:	add	x27, x27, #0x1
  402860:	cmp	x27, #0x4
  402864:	b.ne	402848 <ferror@plt+0xa08>  // b.any
  402868:	mov	w2, #0x5                   	// #5
  40286c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402870:	add	x1, x1, #0x7c8
  402874:	mov	x0, #0x0                   	// #0
  402878:	bl	401d70 <dcgettext@plt>
  40287c:	ldr	x2, [sp, #96]
  402880:	mov	x1, x0
  402884:	mov	w0, #0x1                   	// #1
  402888:	bl	401d90 <errx@plt>
  40288c:	ldr	x0, [sp, #144]
  402890:	add	x27, x0, x27, lsl #4
  402894:	ldr	x28, [x27, #24]
  402898:	b	402630 <ferror@plt+0x7f0>
  40289c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4028a0:	ldr	x0, [x0, #864]
  4028a4:	cbz	x0, 402d34 <ferror@plt+0xef4>
  4028a8:	bl	4052c4 <ferror@plt+0x3484>
  4028ac:	str	w0, [sp, #132]
  4028b0:	tbnz	w0, #31, 4028bc <ferror@plt+0xa7c>
  4028b4:	mov	w21, w20
  4028b8:	b	402630 <ferror@plt+0x7f0>
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4028c4:	add	x1, x1, #0x7f0
  4028c8:	mov	x0, #0x0                   	// #0
  4028cc:	bl	401d70 <dcgettext@plt>
  4028d0:	adrp	x1, 418000 <ferror@plt+0x161c0>
  4028d4:	ldr	x2, [x1, #864]
  4028d8:	mov	x1, x0
  4028dc:	mov	w0, #0x1                   	// #1
  4028e0:	bl	401d90 <errx@plt>
  4028e4:	bl	40550c <ferror@plt+0x36cc>
  4028e8:	str	w20, [sp, #152]
  4028ec:	b	402630 <ferror@plt+0x7f0>
  4028f0:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4028f4:	ldr	x27, [x0, #864]
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402900:	add	x1, x1, #0x808
  402904:	mov	x0, #0x0                   	// #0
  402908:	bl	401d70 <dcgettext@plt>
  40290c:	mov	x1, x0
  402910:	mov	x0, x27
  402914:	bl	4042a8 <ferror@plt+0x2468>
  402918:	str	w0, [sp, #156]
  40291c:	str	w20, [sp, #136]
  402920:	b	402630 <ferror@plt+0x7f0>
  402924:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402928:	ldr	x27, [x0, #864]
  40292c:	mov	w2, #0x5                   	// #5
  402930:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402934:	add	x1, x1, #0x820
  402938:	mov	x0, #0x0                   	// #0
  40293c:	bl	401d70 <dcgettext@plt>
  402940:	mov	x1, x0
  402944:	mov	x0, x27
  402948:	bl	4042a8 <ferror@plt+0x2468>
  40294c:	str	w0, [sp, #160]
  402950:	str	w20, [sp, #140]
  402954:	b	402630 <ferror@plt+0x7f0>
  402958:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40295c:	ldr	x0, [x0, #864]
  402960:	str	x0, [sp, #120]
  402964:	b	402630 <ferror@plt+0x7f0>
  402968:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40296c:	ldr	x0, [x0, #864]
  402970:	str	x0, [sp, #112]
  402974:	b	402630 <ferror@plt+0x7f0>
  402978:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40297c:	ldr	x19, [x0, #880]
  402980:	mov	w2, #0x5                   	// #5
  402984:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402988:	add	x1, x1, #0x838
  40298c:	mov	x0, #0x0                   	// #0
  402990:	bl	401d70 <dcgettext@plt>
  402994:	mov	x1, x19
  402998:	bl	4019a0 <fputs@plt>
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4029a4:	add	x1, x1, #0x848
  4029a8:	mov	x0, #0x0                   	// #0
  4029ac:	bl	401d70 <dcgettext@plt>
  4029b0:	adrp	x1, 418000 <ferror@plt+0x161c0>
  4029b4:	ldr	x2, [x1, #888]
  4029b8:	mov	x1, x0
  4029bc:	mov	x0, x19
  4029c0:	bl	401e10 <fprintf@plt>
  4029c4:	mov	x1, x19
  4029c8:	mov	w0, #0xa                   	// #10
  4029cc:	bl	401a50 <fputc@plt>
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4029d8:	add	x1, x1, #0x878
  4029dc:	mov	x0, #0x0                   	// #0
  4029e0:	bl	401d70 <dcgettext@plt>
  4029e4:	mov	x1, x19
  4029e8:	bl	4019a0 <fputs@plt>
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4029f4:	add	x1, x1, #0x8b8
  4029f8:	mov	x0, #0x0                   	// #0
  4029fc:	bl	401d70 <dcgettext@plt>
  402a00:	mov	x1, x19
  402a04:	bl	4019a0 <fputs@plt>
  402a08:	mov	w2, #0x5                   	// #5
  402a0c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402a10:	add	x1, x1, #0x8c8
  402a14:	mov	x0, #0x0                   	// #0
  402a18:	bl	401d70 <dcgettext@plt>
  402a1c:	mov	x1, x19
  402a20:	bl	4019a0 <fputs@plt>
  402a24:	mov	w2, #0x5                   	// #5
  402a28:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402a2c:	add	x1, x1, #0x900
  402a30:	mov	x0, #0x0                   	// #0
  402a34:	bl	401d70 <dcgettext@plt>
  402a38:	mov	x1, x19
  402a3c:	bl	4019a0 <fputs@plt>
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402a48:	add	x1, x1, #0x948
  402a4c:	mov	x0, #0x0                   	// #0
  402a50:	bl	401d70 <dcgettext@plt>
  402a54:	mov	x1, x19
  402a58:	bl	4019a0 <fputs@plt>
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402a64:	add	x1, x1, #0x988
  402a68:	mov	x0, #0x0                   	// #0
  402a6c:	bl	401d70 <dcgettext@plt>
  402a70:	mov	x1, x19
  402a74:	bl	4019a0 <fputs@plt>
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402a80:	add	x1, x1, #0x9c0
  402a84:	mov	x0, #0x0                   	// #0
  402a88:	bl	401d70 <dcgettext@plt>
  402a8c:	mov	x1, x19
  402a90:	bl	4019a0 <fputs@plt>
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402a9c:	add	x1, x1, #0x9f8
  402aa0:	mov	x0, #0x0                   	// #0
  402aa4:	bl	401d70 <dcgettext@plt>
  402aa8:	mov	x1, x19
  402aac:	bl	4019a0 <fputs@plt>
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402ab8:	add	x1, x1, #0xa30
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	bl	401d70 <dcgettext@plt>
  402ac4:	mov	x1, x19
  402ac8:	bl	4019a0 <fputs@plt>
  402acc:	mov	x1, x19
  402ad0:	mov	w0, #0xa                   	// #10
  402ad4:	bl	401a50 <fputc@plt>
  402ad8:	mov	w2, #0x5                   	// #5
  402adc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402ae0:	add	x1, x1, #0xa68
  402ae4:	mov	x0, #0x0                   	// #0
  402ae8:	bl	401d70 <dcgettext@plt>
  402aec:	mov	x1, x19
  402af0:	bl	4019a0 <fputs@plt>
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402afc:	add	x1, x1, #0xaa8
  402b00:	mov	x0, #0x0                   	// #0
  402b04:	bl	401d70 <dcgettext@plt>
  402b08:	mov	x1, x19
  402b0c:	bl	4019a0 <fputs@plt>
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402b18:	add	x1, x1, #0xaf0
  402b1c:	mov	x0, #0x0                   	// #0
  402b20:	bl	401d70 <dcgettext@plt>
  402b24:	mov	x1, x19
  402b28:	bl	4019a0 <fputs@plt>
  402b2c:	mov	x1, x19
  402b30:	mov	w0, #0xa                   	// #10
  402b34:	bl	401a50 <fputc@plt>
  402b38:	mov	w2, #0x5                   	// #5
  402b3c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402b40:	add	x1, x1, #0xb38
  402b44:	mov	x0, #0x0                   	// #0
  402b48:	bl	401d70 <dcgettext@plt>
  402b4c:	mov	x1, x19
  402b50:	bl	4019a0 <fputs@plt>
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402b5c:	add	x1, x1, #0xbb8
  402b60:	mov	x0, #0x0                   	// #0
  402b64:	bl	401d70 <dcgettext@plt>
  402b68:	mov	x1, x19
  402b6c:	bl	4019a0 <fputs@plt>
  402b70:	mov	w2, #0x5                   	// #5
  402b74:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402b78:	add	x1, x1, #0xc08
  402b7c:	mov	x0, #0x0                   	// #0
  402b80:	bl	401d70 <dcgettext@plt>
  402b84:	mov	x1, x19
  402b88:	bl	4019a0 <fputs@plt>
  402b8c:	mov	w2, #0x5                   	// #5
  402b90:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402b94:	add	x1, x1, #0xc80
  402b98:	mov	x0, #0x0                   	// #0
  402b9c:	bl	401d70 <dcgettext@plt>
  402ba0:	mov	x1, x19
  402ba4:	bl	4019a0 <fputs@plt>
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402bb0:	add	x1, x1, #0xcd0
  402bb4:	mov	x0, #0x0                   	// #0
  402bb8:	bl	401d70 <dcgettext@plt>
  402bbc:	mov	x1, x19
  402bc0:	bl	4019a0 <fputs@plt>
  402bc4:	mov	x1, x19
  402bc8:	mov	w0, #0xa                   	// #10
  402bcc:	bl	401a50 <fputc@plt>
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402bd8:	add	x1, x1, #0xd20
  402bdc:	mov	x0, #0x0                   	// #0
  402be0:	bl	401d70 <dcgettext@plt>
  402be4:	mov	x1, x19
  402be8:	bl	4019a0 <fputs@plt>
  402bec:	mov	w2, #0x5                   	// #5
  402bf0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402bf4:	add	x1, x1, #0xd68
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	bl	401d70 <dcgettext@plt>
  402c00:	mov	x1, x19
  402c04:	bl	4019a0 <fputs@plt>
  402c08:	mov	w2, #0x5                   	// #5
  402c0c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c10:	add	x1, x1, #0xda0
  402c14:	mov	x0, #0x0                   	// #0
  402c18:	bl	401d70 <dcgettext@plt>
  402c1c:	mov	x1, x19
  402c20:	bl	4019a0 <fputs@plt>
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c2c:	add	x1, x1, #0xdd8
  402c30:	mov	x0, #0x0                   	// #0
  402c34:	bl	401d70 <dcgettext@plt>
  402c38:	mov	x1, x19
  402c3c:	bl	4019a0 <fputs@plt>
  402c40:	mov	x1, x19
  402c44:	mov	w0, #0xa                   	// #10
  402c48:	bl	401a50 <fputc@plt>
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c54:	add	x1, x1, #0xe10
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	bl	401d70 <dcgettext@plt>
  402c60:	mov	x19, x0
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c6c:	add	x1, x1, #0xe28
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	bl	401d70 <dcgettext@plt>
  402c78:	mov	x4, x0
  402c7c:	adrp	x3, 405000 <ferror@plt+0x31c0>
  402c80:	add	x3, x3, #0xe38
  402c84:	mov	x2, x19
  402c88:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c8c:	add	x1, x1, #0xe48
  402c90:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402c94:	add	x0, x0, #0xe58
  402c98:	bl	401db0 <printf@plt>
  402c9c:	mov	w2, #0x5                   	// #5
  402ca0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402ca4:	add	x1, x1, #0xe70
  402ca8:	mov	x0, #0x0                   	// #0
  402cac:	bl	401d70 <dcgettext@plt>
  402cb0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402cb4:	add	x1, x1, #0xe90
  402cb8:	bl	401db0 <printf@plt>
  402cbc:	mov	w0, #0x0                   	// #0
  402cc0:	bl	4019b0 <exit@plt>
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402ccc:	add	x1, x1, #0xea0
  402cd0:	mov	x0, #0x0                   	// #0
  402cd4:	bl	401d70 <dcgettext@plt>
  402cd8:	adrp	x2, 405000 <ferror@plt+0x31c0>
  402cdc:	add	x2, x2, #0xeb0
  402ce0:	adrp	x1, 418000 <ferror@plt+0x161c0>
  402ce4:	ldr	x1, [x1, #888]
  402ce8:	bl	401db0 <printf@plt>
  402cec:	mov	w0, #0x0                   	// #0
  402cf0:	bl	4019b0 <exit@plt>
  402cf4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402cf8:	ldr	x19, [x0, #856]
  402cfc:	mov	w2, #0x5                   	// #5
  402d00:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402d04:	add	x1, x1, #0xec8
  402d08:	mov	x0, #0x0                   	// #0
  402d0c:	bl	401d70 <dcgettext@plt>
  402d10:	adrp	x1, 418000 <ferror@plt+0x161c0>
  402d14:	ldr	x2, [x1, #888]
  402d18:	mov	x1, x0
  402d1c:	mov	x0, x19
  402d20:	bl	401e10 <fprintf@plt>
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	bl	4019b0 <exit@plt>
  402d2c:	mov	w21, w20
  402d30:	b	402630 <ferror@plt+0x7f0>
  402d34:	mov	w0, #0x9                   	// #9
  402d38:	str	w0, [sp, #132]
  402d3c:	mov	w21, w20
  402d40:	b	402630 <ferror@plt+0x7f0>
  402d44:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402d48:	ldr	w19, [x0, #900]
  402d4c:	cbz	w19, 402d58 <ferror@plt+0xf18>
  402d50:	and	w19, w25, #0x20000
  402d54:	tbnz	w25, #17, 402d88 <ferror@plt+0xf48>
  402d58:	mov	w0, w25
  402d5c:	bl	401a70 <unshare@plt>
  402d60:	cmn	w0, #0x1
  402d64:	b.eq	402f0c <ferror@plt+0x10cc>  // b.none
  402d68:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402d6c:	ldr	w0, [x0, #900]
  402d70:	cbz	w0, 402f90 <ferror@plt+0x1150>
  402d74:	cbz	w19, 402d7c <ferror@plt+0xf3c>
  402d78:	tbnz	w25, #17, 402f2c <ferror@plt+0x10ec>
  402d7c:	bl	401ae0 <getpid@plt>
  402d80:	bl	401ff8 <ferror@plt+0x1b8>
  402d84:	b	402f90 <ferror@plt+0x1150>
  402d88:	bl	401ae0 <getpid@plt>
  402d8c:	mov	w20, w0
  402d90:	bl	4020c0 <ferror@plt+0x280>
  402d94:	mov	x24, x0
  402d98:	add	x0, sp, #0xd8
  402d9c:	bl	401a30 <pipe@plt>
  402da0:	tbnz	w0, #31, 402dcc <ferror@plt+0xf8c>
  402da4:	bl	401a80 <fork@plt>
  402da8:	mov	w19, w0
  402dac:	cmn	w0, #0x1
  402db0:	b.eq	402dec <ferror@plt+0xfac>  // b.none
  402db4:	cbz	w0, 402e0c <ferror@plt+0xfcc>
  402db8:	ldr	w0, [sp, #216]
  402dbc:	bl	401bd0 <close@plt>
  402dc0:	mov	w0, #0xffffffff            	// #-1
  402dc4:	str	w0, [sp, #216]
  402dc8:	b	402d58 <ferror@plt+0xf18>
  402dcc:	mov	w2, #0x5                   	// #5
  402dd0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402dd4:	add	x1, x1, #0xf08
  402dd8:	mov	x0, #0x0                   	// #0
  402ddc:	bl	401d70 <dcgettext@plt>
  402de0:	mov	x1, x0
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	bl	401e20 <err@plt>
  402dec:	mov	w2, #0x5                   	// #5
  402df0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402df4:	add	x1, x1, #0xf18
  402df8:	mov	x0, #0x0                   	// #0
  402dfc:	bl	401d70 <dcgettext@plt>
  402e00:	mov	x1, x0
  402e04:	mov	w0, #0x1                   	// #1
  402e08:	bl	401e20 <err@plt>
  402e0c:	ldr	w0, [sp, #220]
  402e10:	bl	401bd0 <close@plt>
  402e14:	mov	w0, #0xffffffff            	// #-1
  402e18:	str	w0, [sp, #220]
  402e1c:	ldr	w26, [sp, #216]
  402e20:	strb	wzr, [sp, #176]
  402e24:	mov	w25, w19
  402e28:	mov	x22, #0x0                   	// #0
  402e2c:	mov	x21, #0x1                   	// #1
  402e30:	add	x23, sp, #0xb0
  402e34:	mov	x27, #0xb280                	// #45696
  402e38:	movk	x27, #0xee6, lsl #16
  402e3c:	b	402eac <ferror@plt+0x106c>
  402e40:	tbz	x0, #63, 402e60 <ferror@plt+0x1020>
  402e44:	bl	401dc0 <__errno_location@plt>
  402e48:	ldr	w0, [x0]
  402e4c:	cmp	w0, #0xb
  402e50:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402e54:	b.ne	402e60 <ferror@plt+0x1020>  // b.any
  402e58:	cmp	w25, #0x4
  402e5c:	b.le	402e90 <ferror@plt+0x1050>
  402e60:	cbnz	x22, 402ed8 <ferror@plt+0x1098>
  402e64:	ldrsb	w0, [sp, #176]
  402e68:	cmp	w0, #0x6
  402e6c:	b.ne	402ee4 <ferror@plt+0x10a4>  // b.any
  402e70:	mov	w0, w20
  402e74:	bl	4020c0 <ferror@plt+0x280>
  402e78:	cmp	x24, x0
  402e7c:	b.eq	402f04 <ferror@plt+0x10c4>  // b.none
  402e80:	mov	w0, w20
  402e84:	bl	401ff8 <ferror@plt+0x1b8>
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	bl	4019b0 <exit@plt>
  402e90:	add	w25, w25, #0x1
  402e94:	str	xzr, [sp, #184]
  402e98:	str	x27, [sp, #192]
  402e9c:	mov	x1, #0x0                   	// #0
  402ea0:	add	x0, sp, #0xb8
  402ea4:	bl	401cc0 <nanosleep@plt>
  402ea8:	cbz	x21, 402ed8 <ferror@plt+0x1098>
  402eac:	mov	x2, x21
  402eb0:	mov	x1, x23
  402eb4:	mov	w0, w26
  402eb8:	bl	401d60 <read@plt>
  402ebc:	cmp	x0, #0x0
  402ec0:	b.le	402e40 <ferror@plt+0x1000>
  402ec4:	sub	x21, x21, x0
  402ec8:	add	x23, x23, x0
  402ecc:	add	x22, x22, x0
  402ed0:	mov	w25, w19
  402ed4:	b	402ea8 <ferror@plt+0x1068>
  402ed8:	cmp	x22, #0x1
  402edc:	b.ne	402e64 <ferror@plt+0x1024>  // b.any
  402ee0:	b	402e70 <ferror@plt+0x1030>
  402ee4:	mov	w2, #0x5                   	// #5
  402ee8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402eec:	add	x1, x1, #0xf28
  402ef0:	mov	x0, #0x0                   	// #0
  402ef4:	bl	401d70 <dcgettext@plt>
  402ef8:	mov	x1, x0
  402efc:	mov	w0, #0x1                   	// #1
  402f00:	bl	401e20 <err@plt>
  402f04:	mov	w0, #0x1                   	// #1
  402f08:	bl	4019b0 <exit@plt>
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402f14:	add	x1, x1, #0xf40
  402f18:	mov	x0, #0x0                   	// #0
  402f1c:	bl	401d70 <dcgettext@plt>
  402f20:	mov	x1, x0
  402f24:	mov	w0, #0x1                   	// #1
  402f28:	bl	401e20 <err@plt>
  402f2c:	mov	w0, #0x6                   	// #6
  402f30:	strb	w0, [sp, #184]
  402f34:	mov	x2, #0x1                   	// #1
  402f38:	add	x1, sp, #0xb8
  402f3c:	ldr	w0, [sp, #220]
  402f40:	bl	402138 <ferror@plt+0x2f8>
  402f44:	ldr	w0, [sp, #220]
  402f48:	bl	401bd0 <close@plt>
  402f4c:	mov	w0, #0xffffffff            	// #-1
  402f50:	str	w0, [sp, #220]
  402f54:	b	402f68 <ferror@plt+0x1128>
  402f58:	bl	401dc0 <__errno_location@plt>
  402f5c:	ldr	w0, [x0]
  402f60:	cmp	w0, #0x4
  402f64:	b.ne	40308c <ferror@plt+0x124c>  // b.any
  402f68:	mov	w2, #0x0                   	// #0
  402f6c:	add	x1, sp, #0xd4
  402f70:	mov	w0, w19
  402f74:	bl	401e00 <waitpid@plt>
  402f78:	tbnz	w0, #31, 402f58 <ferror@plt+0x1118>
  402f7c:	ldr	w0, [sp, #212]
  402f80:	tst	x0, #0x7f
  402f84:	b.ne	402f90 <ferror@plt+0x1150>  // b.any
  402f88:	ubfx	x0, x0, #8, #8
  402f8c:	cbnz	w0, 4030e0 <ferror@plt+0x12a0>
  402f90:	cbnz	w21, 4030ac <ferror@plt+0x126c>
  402f94:	ldr	w0, [sp, #132]
  402f98:	cbnz	w0, 403184 <ferror@plt+0x1344>
  402f9c:	ldr	w0, [sp, #128]
  402fa0:	cmp	w0, #0x1
  402fa4:	b.eq	4031a4 <ferror@plt+0x1364>  // b.none
  402fa8:	cmp	w0, #0x2
  402fac:	b.eq	403204 <ferror@plt+0x13c4>  // b.none
  402fb0:	cbz	w0, 403264 <ferror@plt+0x1424>
  402fb4:	tst	x25, #0x20000
  402fb8:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  402fbc:	b.ne	403278 <ferror@plt+0x1438>  // b.any
  402fc0:	ldr	x0, [sp, #120]
  402fc4:	cbz	x0, 4032f0 <ferror@plt+0x14b0>
  402fc8:	bl	401d40 <chroot@plt>
  402fcc:	cbnz	w0, 4032bc <ferror@plt+0x147c>
  402fd0:	ldr	x0, [sp, #112]
  402fd4:	cbz	x0, 4032e0 <ferror@plt+0x14a0>
  402fd8:	ldr	x0, [sp, #112]
  402fdc:	bl	401c90 <chdir@plt>
  402fe0:	cbnz	w0, 403348 <ferror@plt+0x1508>
  402fe4:	ldr	x0, [sp, #104]
  402fe8:	cbz	x0, 403014 <ferror@plt+0x11d4>
  402fec:	ldr	x0, [sp, #120]
  402ff0:	cbz	x0, 403300 <ferror@plt+0x14c0>
  402ff4:	adrp	x0, 406000 <ferror@plt+0x41c0>
  402ff8:	add	x0, x0, #0xd8
  402ffc:	mov	x4, #0x0                   	// #0
  403000:	mov	x3, #0xe                   	// #14
  403004:	mov	x2, x0
  403008:	ldr	x1, [sp, #104]
  40300c:	bl	4019d0 <mount@plt>
  403010:	cbnz	w0, 40336c <ferror@plt+0x152c>
  403014:	ldr	w0, [sp, #140]
  403018:	cbnz	w0, 403390 <ferror@plt+0x1550>
  40301c:	ldr	w0, [sp, #136]
  403020:	cbnz	w0, 4033ec <ferror@plt+0x15ac>
  403024:	ldr	w0, [sp, #152]
  403028:	cbz	w0, 403030 <ferror@plt+0x11f0>
  40302c:	tbnz	w25, #28, 403418 <ferror@plt+0x15d8>
  403030:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403034:	ldr	w0, [x0, #872]
  403038:	cmp	w0, w23
  40303c:	b.ge	403524 <ferror@plt+0x16e4>  // b.tcont
  403040:	add	x1, x22, w0, sxtw #3
  403044:	ldr	x0, [x22, w0, sxtw #3]
  403048:	bl	401c40 <execvp@plt>
  40304c:	bl	401dc0 <__errno_location@plt>
  403050:	ldr	w0, [x0]
  403054:	cmp	w0, #0x2
  403058:	cset	w19, eq  // eq = none
  40305c:	add	w19, w19, #0x7e
  403060:	mov	w2, #0x5                   	// #5
  403064:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403068:	add	x1, x1, #0x168
  40306c:	mov	x0, #0x0                   	// #0
  403070:	bl	401d70 <dcgettext@plt>
  403074:	adrp	x1, 418000 <ferror@plt+0x161c0>
  403078:	ldrsw	x1, [x1, #872]
  40307c:	ldr	x2, [x22, x1, lsl #3]
  403080:	mov	x1, x0
  403084:	mov	w0, w19
  403088:	bl	401e20 <err@plt>
  40308c:	mov	w2, #0x5                   	// #5
  403090:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403094:	add	x1, x1, #0xf50
  403098:	mov	x0, #0x0                   	// #0
  40309c:	bl	401d70 <dcgettext@plt>
  4030a0:	mov	x1, x0
  4030a4:	mov	w0, #0x1                   	// #1
  4030a8:	bl	401e20 <err@plt>
  4030ac:	bl	401a80 <fork@plt>
  4030b0:	cmn	w0, #0x1
  4030b4:	b.eq	4030fc <ferror@plt+0x12bc>  // b.none
  4030b8:	cbz	w0, 402f94 <ferror@plt+0x1154>
  4030bc:	mov	w2, #0x0                   	// #0
  4030c0:	add	x1, sp, #0xd4
  4030c4:	bl	401e00 <waitpid@plt>
  4030c8:	cmn	w0, #0x1
  4030cc:	b.eq	40311c <ferror@plt+0x12dc>  // b.none
  4030d0:	ldr	w0, [sp, #212]
  4030d4:	tst	x0, #0x7f
  4030d8:	b.ne	40313c <ferror@plt+0x12fc>  // b.any
  4030dc:	ubfx	x0, x0, #8, #8
  4030e0:	ldp	x19, x20, [sp, #16]
  4030e4:	ldp	x21, x22, [sp, #32]
  4030e8:	ldp	x23, x24, [sp, #48]
  4030ec:	ldp	x25, x26, [sp, #64]
  4030f0:	ldp	x27, x28, [sp, #80]
  4030f4:	ldp	x29, x30, [sp], #224
  4030f8:	ret
  4030fc:	mov	w2, #0x5                   	// #5
  403100:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403104:	add	x1, x1, #0xf18
  403108:	mov	x0, #0x0                   	// #0
  40310c:	bl	401d70 <dcgettext@plt>
  403110:	mov	x1, x0
  403114:	mov	w0, #0x1                   	// #1
  403118:	bl	401e20 <err@plt>
  40311c:	mov	w2, #0x5                   	// #5
  403120:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403124:	add	x1, x1, #0xf50
  403128:	mov	x0, #0x0                   	// #0
  40312c:	bl	401d70 <dcgettext@plt>
  403130:	mov	x1, x0
  403134:	mov	w0, #0x1                   	// #1
  403138:	bl	401e20 <err@plt>
  40313c:	and	w0, w0, #0x7f
  403140:	add	w0, w0, #0x1
  403144:	sbfx	x0, x0, #1, #7
  403148:	cmp	w0, #0x0
  40314c:	b.gt	403170 <ferror@plt+0x1330>
  403150:	mov	w2, #0x5                   	// #5
  403154:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403158:	add	x1, x1, #0xf60
  40315c:	mov	x0, #0x0                   	// #0
  403160:	bl	401d70 <dcgettext@plt>
  403164:	mov	x1, x0
  403168:	mov	w0, #0x1                   	// #1
  40316c:	bl	401e20 <err@plt>
  403170:	bl	401ae0 <getpid@plt>
  403174:	ldr	w1, [sp, #212]
  403178:	and	w1, w1, #0x7f
  40317c:	bl	401a60 <kill@plt>
  403180:	b	403150 <ferror@plt+0x1310>
  403184:	ldr	w1, [sp, #132]
  403188:	mov	w0, #0x1                   	// #1
  40318c:	bl	401df0 <prctl@plt>
  403190:	tbz	w0, #31, 402f9c <ferror@plt+0x115c>
  403194:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403198:	add	x1, x1, #0xf78
  40319c:	mov	w0, #0x1                   	// #1
  4031a0:	bl	401e20 <err@plt>
  4031a4:	ldr	w0, [sp, #164]
  4031a8:	cmp	w0, #0x1
  4031ac:	b.eq	4031e4 <ferror@plt+0x13a4>  // b.none
  4031b0:	mov	w0, #0x0                   	// #0
  4031b4:	bl	402218 <ferror@plt+0x3d8>
  4031b8:	ldr	w2, [sp, #168]
  4031bc:	mov	w1, #0x0                   	// #0
  4031c0:	adrp	x0, 405000 <ferror@plt+0x31c0>
  4031c4:	add	x0, x0, #0xfd0
  4031c8:	bl	402380 <ferror@plt+0x540>
  4031cc:	ldr	w2, [sp, #172]
  4031d0:	mov	w1, #0x0                   	// #0
  4031d4:	adrp	x0, 405000 <ferror@plt+0x31c0>
  4031d8:	add	x0, x0, #0xfe8
  4031dc:	bl	402380 <ferror@plt+0x540>
  4031e0:	b	402fb4 <ferror@plt+0x1174>
  4031e4:	mov	w2, #0x5                   	// #5
  4031e8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4031ec:	add	x1, x1, #0xf88
  4031f0:	mov	x0, #0x0                   	// #0
  4031f4:	bl	401d70 <dcgettext@plt>
  4031f8:	mov	x1, x0
  4031fc:	mov	w0, #0x1                   	// #1
  403200:	bl	401d90 <errx@plt>
  403204:	ldr	w0, [sp, #164]
  403208:	cmp	w0, #0x1
  40320c:	b.eq	403244 <ferror@plt+0x1404>  // b.none
  403210:	mov	w0, #0x0                   	// #0
  403214:	bl	402218 <ferror@plt+0x3d8>
  403218:	ldr	w1, [sp, #168]
  40321c:	mov	w2, w1
  403220:	adrp	x0, 405000 <ferror@plt+0x31c0>
  403224:	add	x0, x0, #0xfd0
  403228:	bl	402380 <ferror@plt+0x540>
  40322c:	ldr	w1, [sp, #172]
  403230:	mov	w2, w1
  403234:	adrp	x0, 405000 <ferror@plt+0x31c0>
  403238:	add	x0, x0, #0xfe8
  40323c:	bl	402380 <ferror@plt+0x540>
  403240:	b	402fb4 <ferror@plt+0x1174>
  403244:	mov	w2, #0x5                   	// #5
  403248:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40324c:	add	x1, x1, #0x0
  403250:	mov	x0, #0x0                   	// #0
  403254:	bl	401d70 <dcgettext@plt>
  403258:	mov	x1, x0
  40325c:	mov	w0, #0x1                   	// #1
  403260:	bl	401d90 <errx@plt>
  403264:	ldr	w0, [sp, #164]
  403268:	cmn	w0, #0x1
  40326c:	b.eq	402fb4 <ferror@plt+0x1174>  // b.none
  403270:	bl	402218 <ferror@plt+0x3d8>
  403274:	b	402fb4 <ferror@plt+0x1174>
  403278:	mov	x4, #0x0                   	// #0
  40327c:	mov	x3, x28
  403280:	mov	x2, #0x0                   	// #0
  403284:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403288:	add	x1, x1, #0x718
  40328c:	adrp	x0, 406000 <ferror@plt+0x41c0>
  403290:	add	x0, x0, #0x48
  403294:	bl	4019d0 <mount@plt>
  403298:	cbz	w0, 402fc0 <ferror@plt+0x1180>
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4032a4:	add	x1, x1, #0x50
  4032a8:	mov	x0, #0x0                   	// #0
  4032ac:	bl	401d70 <dcgettext@plt>
  4032b0:	mov	x1, x0
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	bl	401e20 <err@plt>
  4032bc:	mov	w2, #0x5                   	// #5
  4032c0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4032c4:	add	x1, x1, #0x80
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	bl	401d70 <dcgettext@plt>
  4032d0:	ldr	x2, [sp, #120]
  4032d4:	mov	x1, x0
  4032d8:	mov	w0, #0x1                   	// #1
  4032dc:	bl	401e20 <err@plt>
  4032e0:	adrp	x0, 405000 <ferror@plt+0x31c0>
  4032e4:	add	x0, x0, #0x718
  4032e8:	str	x0, [sp, #112]
  4032ec:	b	402fd8 <ferror@plt+0x1198>
  4032f0:	ldr	x0, [sp, #112]
  4032f4:	cbnz	x0, 402fd8 <ferror@plt+0x1198>
  4032f8:	ldr	x0, [sp, #104]
  4032fc:	cbz	x0, 403014 <ferror@plt+0x11d4>
  403300:	mov	x4, #0x0                   	// #0
  403304:	mov	x3, #0x4000                	// #16384
  403308:	movk	x3, #0x4, lsl #16
  40330c:	mov	x2, #0x0                   	// #0
  403310:	ldr	x1, [sp, #104]
  403314:	adrp	x0, 406000 <ferror@plt+0x41c0>
  403318:	add	x0, x0, #0x48
  40331c:	bl	4019d0 <mount@plt>
  403320:	cbz	w0, 402ff4 <ferror@plt+0x11b4>
  403324:	mov	w2, #0x5                   	// #5
  403328:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40332c:	add	x1, x1, #0xc0
  403330:	mov	x0, #0x0                   	// #0
  403334:	bl	401d70 <dcgettext@plt>
  403338:	ldr	x2, [sp, #104]
  40333c:	mov	x1, x0
  403340:	mov	w0, #0x1                   	// #1
  403344:	bl	401e20 <err@plt>
  403348:	mov	w2, #0x5                   	// #5
  40334c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403350:	add	x1, x1, #0xa8
  403354:	mov	x0, #0x0                   	// #0
  403358:	bl	401d70 <dcgettext@plt>
  40335c:	ldr	x2, [sp, #112]
  403360:	mov	x1, x0
  403364:	mov	w0, #0x1                   	// #1
  403368:	bl	401e20 <err@plt>
  40336c:	mov	w2, #0x5                   	// #5
  403370:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403374:	add	x1, x1, #0xe0
  403378:	mov	x0, #0x0                   	// #0
  40337c:	bl	401d70 <dcgettext@plt>
  403380:	ldr	x2, [sp, #104]
  403384:	mov	x1, x0
  403388:	mov	w0, #0x1                   	// #1
  40338c:	bl	401e20 <err@plt>
  403390:	mov	x1, #0x0                   	// #0
  403394:	mov	x0, #0x0                   	// #0
  403398:	bl	401d10 <setgroups@plt>
  40339c:	cbnz	w0, 4033cc <ferror@plt+0x158c>
  4033a0:	ldr	w0, [sp, #160]
  4033a4:	bl	401c10 <setgid@plt>
  4033a8:	tbz	w0, #31, 40301c <ferror@plt+0x11dc>
  4033ac:	mov	w2, #0x5                   	// #5
  4033b0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4033b4:	add	x1, x1, #0x108
  4033b8:	mov	x0, #0x0                   	// #0
  4033bc:	bl	401d70 <dcgettext@plt>
  4033c0:	mov	x1, x0
  4033c4:	mov	w0, #0x1                   	// #1
  4033c8:	bl	401e20 <err@plt>
  4033cc:	mov	w2, #0x5                   	// #5
  4033d0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4033d4:	add	x1, x1, #0xf0
  4033d8:	mov	x0, #0x0                   	// #0
  4033dc:	bl	401d70 <dcgettext@plt>
  4033e0:	mov	x1, x0
  4033e4:	mov	w0, #0x1                   	// #1
  4033e8:	bl	401e20 <err@plt>
  4033ec:	ldr	w0, [sp, #156]
  4033f0:	bl	401970 <setuid@plt>
  4033f4:	tbz	w0, #31, 403024 <ferror@plt+0x11e4>
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403400:	add	x1, x1, #0x118
  403404:	mov	x0, #0x0                   	// #0
  403408:	bl	401d70 <dcgettext@plt>
  40340c:	mov	x1, x0
  403410:	mov	w0, #0x1                   	// #1
  403414:	bl	401e20 <err@plt>
  403418:	mov	w0, #0x522                 	// #1314
  40341c:	movk	w0, #0x2008, lsl #16
  403420:	str	w0, [sp, #176]
  403424:	str	wzr, [sp, #180]
  403428:	stp	xzr, xzr, [sp, #184]
  40342c:	str	xzr, [sp, #200]
  403430:	add	x1, sp, #0xb8
  403434:	add	x0, sp, #0xb0
  403438:	bl	401d80 <capget@plt>
  40343c:	tbnz	w0, #31, 403480 <ferror@plt+0x1640>
  403440:	ldr	w0, [sp, #188]
  403444:	str	w0, [sp, #192]
  403448:	ldr	w0, [sp, #200]
  40344c:	str	w0, [sp, #204]
  403450:	add	x1, sp, #0xb8
  403454:	add	x0, sp, #0xb0
  403458:	bl	401ab0 <capset@plt>
  40345c:	tbnz	w0, #31, 4034a0 <ferror@plt+0x1660>
  403460:	ldr	w20, [sp, #196]
  403464:	ldr	w0, [sp, #184]
  403468:	orr	x20, x0, x20, lsl #32
  40346c:	mov	w19, #0x0                   	// #0
  403470:	mov	w21, #0x1                   	// #1
  403474:	mov	w25, #0x2                   	// #2
  403478:	mov	w24, #0x2f                  	// #47
  40347c:	b	4034cc <ferror@plt+0x168c>
  403480:	mov	w2, #0x5                   	// #5
  403484:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403488:	add	x1, x1, #0x128
  40348c:	mov	x0, #0x0                   	// #0
  403490:	bl	401d70 <dcgettext@plt>
  403494:	mov	x1, x0
  403498:	mov	w0, #0x1                   	// #1
  40349c:	bl	401e20 <err@plt>
  4034a0:	mov	w2, #0x5                   	// #5
  4034a4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4034a8:	add	x1, x1, #0x138
  4034ac:	mov	x0, #0x0                   	// #0
  4034b0:	bl	401d70 <dcgettext@plt>
  4034b4:	mov	x1, x0
  4034b8:	mov	w0, #0x1                   	// #1
  4034bc:	bl	401e20 <err@plt>
  4034c0:	add	w19, w19, #0x1
  4034c4:	cmp	w19, #0x40
  4034c8:	b.eq	403030 <ferror@plt+0x11f0>  // b.none
  4034cc:	bl	40550c <ferror@plt+0x36cc>
  4034d0:	cmp	w0, w19
  4034d4:	b.lt	4034c0 <ferror@plt+0x1680>  // b.tstop
  4034d8:	lsl	w0, w21, w19
  4034dc:	sxtw	x0, w0
  4034e0:	tst	x0, x20
  4034e4:	b.eq	4034c0 <ferror@plt+0x1680>  // b.none
  4034e8:	mov	w4, #0x0                   	// #0
  4034ec:	mov	w3, #0x0                   	// #0
  4034f0:	mov	w2, w19
  4034f4:	mov	w1, w25
  4034f8:	mov	w0, w24
  4034fc:	bl	401df0 <prctl@plt>
  403500:	tbz	w0, #31, 4034c0 <ferror@plt+0x1680>
  403504:	mov	w2, #0x5                   	// #5
  403508:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40350c:	add	x1, x1, #0x148
  403510:	mov	x0, #0x0                   	// #0
  403514:	bl	401d70 <dcgettext@plt>
  403518:	mov	x1, x0
  40351c:	mov	w0, #0x1                   	// #1
  403520:	bl	401e20 <err@plt>
  403524:	bl	4051e8 <ferror@plt+0x33a8>
  403528:	str	xzr, [x1]
  40352c:	cbnz	x0, 403538 <ferror@plt+0x16f8>
  403530:	b	403590 <ferror@plt+0x1750>
  403534:	add	x0, x0, #0x1
  403538:	ldrsb	w2, [x0]
  40353c:	cmp	w2, #0x2f
  403540:	b.ne	403550 <ferror@plt+0x1710>  // b.any
  403544:	ldrsb	w2, [x0, #1]
  403548:	cmp	w2, #0x2f
  40354c:	b.eq	403534 <ferror@plt+0x16f4>  // b.none
  403550:	ldrsb	w2, [x0]
  403554:	cbz	w2, 403594 <ferror@plt+0x1754>
  403558:	mov	x2, #0x1                   	// #1
  40355c:	str	x2, [x1]
  403560:	add	x3, x0, x2
  403564:	ldrsb	w2, [x0, #1]
  403568:	cmp	w2, #0x2f
  40356c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403570:	b.eq	403590 <ferror@plt+0x1750>  // b.none
  403574:	ldr	x2, [x1]
  403578:	add	x2, x2, #0x1
  40357c:	str	x2, [x1]
  403580:	ldrsb	w2, [x3, #1]!
  403584:	cmp	w2, #0x2f
  403588:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40358c:	b.ne	403574 <ferror@plt+0x1734>  // b.any
  403590:	ret
  403594:	mov	x0, #0x0                   	// #0
  403598:	b	403590 <ferror@plt+0x1750>
  40359c:	stp	x29, x30, [sp, #-80]!
  4035a0:	mov	x29, sp
  4035a4:	stp	x19, x20, [sp, #16]
  4035a8:	stp	x21, x22, [sp, #32]
  4035ac:	stp	x23, x24, [sp, #48]
  4035b0:	mov	x24, x1
  4035b4:	ldrsb	w1, [x0]
  4035b8:	cbz	w1, 403638 <ferror@plt+0x17f8>
  4035bc:	str	x25, [sp, #64]
  4035c0:	mov	x19, #0x1                   	// #1
  4035c4:	mov	w21, #0x0                   	// #0
  4035c8:	mov	w23, #0x0                   	// #0
  4035cc:	mov	w25, #0x1                   	// #1
  4035d0:	sub	x22, x0, #0x1
  4035d4:	b	4035ec <ferror@plt+0x17ac>
  4035d8:	mov	w21, w23
  4035dc:	mov	w20, w19
  4035e0:	add	x19, x19, #0x1
  4035e4:	ldrsb	w1, [x22, x19]
  4035e8:	cbz	w1, 403618 <ferror@plt+0x17d8>
  4035ec:	sub	w20, w19, #0x1
  4035f0:	cbnz	w21, 4035d8 <ferror@plt+0x1798>
  4035f4:	cmp	w1, #0x5c
  4035f8:	b.eq	403610 <ferror@plt+0x17d0>  // b.none
  4035fc:	mov	x0, x24
  403600:	bl	401d00 <strchr@plt>
  403604:	cbz	x0, 4035dc <ferror@plt+0x179c>
  403608:	ldr	x25, [sp, #64]
  40360c:	b	40361c <ferror@plt+0x17dc>
  403610:	mov	w21, w25
  403614:	b	4035dc <ferror@plt+0x179c>
  403618:	ldr	x25, [sp, #64]
  40361c:	sub	w0, w20, w21
  403620:	sxtw	x0, w0
  403624:	ldp	x19, x20, [sp, #16]
  403628:	ldp	x21, x22, [sp, #32]
  40362c:	ldp	x23, x24, [sp, #48]
  403630:	ldp	x29, x30, [sp], #80
  403634:	ret
  403638:	mov	w20, #0x0                   	// #0
  40363c:	mov	w21, #0x0                   	// #0
  403640:	b	40361c <ferror@plt+0x17dc>
  403644:	stp	x29, x30, [sp, #-64]!
  403648:	mov	x29, sp
  40364c:	stp	x19, x20, [sp, #16]
  403650:	stp	x21, x22, [sp, #32]
  403654:	mov	x19, x0
  403658:	mov	x22, x1
  40365c:	mov	w21, w2
  403660:	str	xzr, [sp, #56]
  403664:	bl	401dc0 <__errno_location@plt>
  403668:	str	wzr, [x0]
  40366c:	cbz	x19, 40367c <ferror@plt+0x183c>
  403670:	mov	x20, x0
  403674:	ldrsb	w0, [x19]
  403678:	cbnz	w0, 403698 <ferror@plt+0x1858>
  40367c:	mov	x3, x19
  403680:	mov	x2, x22
  403684:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403688:	add	x1, x1, #0x660
  40368c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403690:	ldr	w0, [x0, #848]
  403694:	bl	401d90 <errx@plt>
  403698:	mov	w3, #0x0                   	// #0
  40369c:	mov	w2, w21
  4036a0:	add	x1, sp, #0x38
  4036a4:	mov	x0, x19
  4036a8:	bl	401b90 <__strtoul_internal@plt>
  4036ac:	ldr	w1, [x20]
  4036b0:	cbnz	w1, 4036dc <ferror@plt+0x189c>
  4036b4:	ldr	x1, [sp, #56]
  4036b8:	cmp	x1, x19
  4036bc:	b.eq	40367c <ferror@plt+0x183c>  // b.none
  4036c0:	cbz	x1, 4036cc <ferror@plt+0x188c>
  4036c4:	ldrsb	w1, [x1]
  4036c8:	cbnz	w1, 40367c <ferror@plt+0x183c>
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x21, x22, [sp, #32]
  4036d4:	ldp	x29, x30, [sp], #64
  4036d8:	ret
  4036dc:	cmp	w1, #0x22
  4036e0:	b.ne	40367c <ferror@plt+0x183c>  // b.any
  4036e4:	mov	x3, x19
  4036e8:	mov	x2, x22
  4036ec:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4036f0:	add	x1, x1, #0x660
  4036f4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4036f8:	ldr	w0, [x0, #848]
  4036fc:	bl	401e20 <err@plt>
  403700:	stp	x29, x30, [sp, #-32]!
  403704:	mov	x29, sp
  403708:	stp	x19, x20, [sp, #16]
  40370c:	mov	x20, x0
  403710:	mov	x19, x1
  403714:	bl	403644 <ferror@plt+0x1804>
  403718:	mov	x1, #0xffffffff            	// #4294967295
  40371c:	cmp	x0, x1
  403720:	b.hi	403730 <ferror@plt+0x18f0>  // b.pmore
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x29, x30, [sp], #32
  40372c:	ret
  403730:	bl	401dc0 <__errno_location@plt>
  403734:	mov	w1, #0x22                  	// #34
  403738:	str	w1, [x0]
  40373c:	mov	x3, x20
  403740:	mov	x2, x19
  403744:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403748:	add	x1, x1, #0x660
  40374c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403750:	ldr	w0, [x0, #848]
  403754:	bl	401e20 <err@plt>
  403758:	stp	x29, x30, [sp, #-32]!
  40375c:	mov	x29, sp
  403760:	stp	x19, x20, [sp, #16]
  403764:	mov	x20, x0
  403768:	mov	x19, x1
  40376c:	bl	403700 <ferror@plt+0x18c0>
  403770:	mov	w1, #0xffff                	// #65535
  403774:	cmp	w0, w1
  403778:	b.hi	403788 <ferror@plt+0x1948>  // b.pmore
  40377c:	ldp	x19, x20, [sp, #16]
  403780:	ldp	x29, x30, [sp], #32
  403784:	ret
  403788:	bl	401dc0 <__errno_location@plt>
  40378c:	mov	w1, #0x22                  	// #34
  403790:	str	w1, [x0]
  403794:	mov	x3, x20
  403798:	mov	x2, x19
  40379c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4037a0:	add	x1, x1, #0x660
  4037a4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4037a8:	ldr	w0, [x0, #848]
  4037ac:	bl	401e20 <err@plt>
  4037b0:	adrp	x1, 418000 <ferror@plt+0x161c0>
  4037b4:	str	w0, [x1, #848]
  4037b8:	ret
  4037bc:	stp	x29, x30, [sp, #-128]!
  4037c0:	mov	x29, sp
  4037c4:	stp	x19, x20, [sp, #16]
  4037c8:	str	xzr, [x1]
  4037cc:	cbz	x0, 403bdc <ferror@plt+0x1d9c>
  4037d0:	stp	x21, x22, [sp, #32]
  4037d4:	mov	x19, x0
  4037d8:	mov	x21, x1
  4037dc:	mov	x22, x2
  4037e0:	ldrsb	w0, [x0]
  4037e4:	cbz	w0, 403be4 <ferror@plt+0x1da4>
  4037e8:	stp	x23, x24, [sp, #48]
  4037ec:	bl	401c70 <__ctype_b_loc@plt>
  4037f0:	mov	x24, x0
  4037f4:	ldr	x4, [x0]
  4037f8:	mov	x1, x19
  4037fc:	ldrsb	w2, [x1]
  403800:	and	x0, x2, #0xff
  403804:	ldrh	w3, [x4, x0, lsl #1]
  403808:	tbz	w3, #13, 403814 <ferror@plt+0x19d4>
  40380c:	add	x1, x1, #0x1
  403810:	b	4037fc <ferror@plt+0x19bc>
  403814:	cmp	w2, #0x2d
  403818:	b.eq	403c08 <ferror@plt+0x1dc8>  // b.none
  40381c:	stp	x25, x26, [sp, #64]
  403820:	bl	401dc0 <__errno_location@plt>
  403824:	mov	x25, x0
  403828:	str	wzr, [x0]
  40382c:	str	xzr, [sp, #120]
  403830:	mov	w3, #0x0                   	// #0
  403834:	mov	w2, #0x0                   	// #0
  403838:	add	x1, sp, #0x78
  40383c:	mov	x0, x19
  403840:	bl	401b90 <__strtoul_internal@plt>
  403844:	mov	x26, x0
  403848:	ldr	x20, [sp, #120]
  40384c:	cmp	x20, x19
  403850:	b.eq	40388c <ferror@plt+0x1a4c>  // b.none
  403854:	ldr	w0, [x25]
  403858:	cbz	w0, 403868 <ferror@plt+0x1a28>
  40385c:	sub	x1, x26, #0x1
  403860:	cmn	x1, #0x3
  403864:	b.hi	4038a8 <ferror@plt+0x1a68>  // b.pmore
  403868:	cbz	x20, 403ba8 <ferror@plt+0x1d68>
  40386c:	ldrsb	w0, [x20]
  403870:	cbz	w0, 403bb0 <ferror@plt+0x1d70>
  403874:	stp	x27, x28, [sp, #80]
  403878:	mov	w19, #0x0                   	// #0
  40387c:	mov	x27, #0x0                   	// #0
  403880:	add	x0, sp, #0x78
  403884:	str	x0, [sp, #104]
  403888:	b	403994 <ferror@plt+0x1b54>
  40388c:	ldr	w0, [x25]
  403890:	mov	w20, #0xffffffea            	// #-22
  403894:	cbnz	w0, 4038a8 <ferror@plt+0x1a68>
  403898:	ldp	x21, x22, [sp, #32]
  40389c:	ldp	x23, x24, [sp, #48]
  4038a0:	ldp	x25, x26, [sp, #64]
  4038a4:	b	403bec <ferror@plt+0x1dac>
  4038a8:	neg	w20, w0
  4038ac:	b	403bb8 <ferror@plt+0x1d78>
  4038b0:	ldrsb	w0, [x20, #2]
  4038b4:	and	w0, w0, #0xffffffdf
  4038b8:	cmp	w0, #0x42
  4038bc:	b.ne	4039b4 <ferror@plt+0x1b74>  // b.any
  4038c0:	ldrsb	w0, [x20, #3]
  4038c4:	cbnz	w0, 4039b4 <ferror@plt+0x1b74>
  4038c8:	mov	w23, #0x400                 	// #1024
  4038cc:	b	4038d8 <ferror@plt+0x1a98>
  4038d0:	cbnz	w0, 4039b4 <ferror@plt+0x1b74>
  4038d4:	mov	w23, #0x400                 	// #1024
  4038d8:	ldrsb	w20, [x20]
  4038dc:	mov	w1, w20
  4038e0:	adrp	x0, 406000 <ferror@plt+0x41c0>
  4038e4:	add	x0, x0, #0x670
  4038e8:	bl	401d00 <strchr@plt>
  4038ec:	cbz	x0, 403a90 <ferror@plt+0x1c50>
  4038f0:	adrp	x2, 406000 <ferror@plt+0x41c0>
  4038f4:	add	x2, x2, #0x670
  4038f8:	sub	x0, x0, x2
  4038fc:	add	w2, w0, #0x1
  403900:	cbz	w2, 403ca8 <ferror@plt+0x1e68>
  403904:	sxtw	x3, w23
  403908:	umulh	x0, x26, x3
  40390c:	cbnz	x0, 403ad8 <ferror@plt+0x1c98>
  403910:	sub	w1, w2, #0x2
  403914:	mul	x26, x26, x3
  403918:	cmn	w1, #0x1
  40391c:	b.eq	403ab8 <ferror@plt+0x1c78>  // b.none
  403920:	umulh	x0, x26, x3
  403924:	sub	w1, w1, #0x1
  403928:	cbz	x0, 403914 <ferror@plt+0x1ad4>
  40392c:	mov	w20, #0xffffffde            	// #-34
  403930:	b	403abc <ferror@plt+0x1c7c>
  403934:	ldrsb	w0, [x20]
  403938:	cbz	w0, 403c48 <ferror@plt+0x1e08>
  40393c:	mov	x2, x23
  403940:	mov	x1, x20
  403944:	mov	x0, x28
  403948:	bl	401b40 <strncmp@plt>
  40394c:	cbnz	w0, 403c60 <ferror@plt+0x1e20>
  403950:	add	x1, x20, x23
  403954:	ldrsb	w0, [x20, x23]
  403958:	cmp	w0, #0x30
  40395c:	b.ne	4039ec <ferror@plt+0x1bac>  // b.any
  403960:	mov	x20, x1
  403964:	add	w2, w19, #0x1
  403968:	sub	w19, w20, w1
  40396c:	add	w19, w19, w2
  403970:	ldrsb	w0, [x20, #1]!
  403974:	cmp	w0, #0x30
  403978:	b.eq	403968 <ferror@plt+0x1b28>  // b.none
  40397c:	sxtb	x0, w0
  403980:	ldr	x1, [x24]
  403984:	ldrh	w0, [x1, x0, lsl #1]
  403988:	tbnz	w0, #11, 4039f4 <ferror@plt+0x1bb4>
  40398c:	str	x20, [sp, #120]
  403990:	ldr	x20, [sp, #120]
  403994:	ldrsb	w0, [x20, #1]
  403998:	cmp	w0, #0x69
  40399c:	b.eq	4038b0 <ferror@plt+0x1a70>  // b.none
  4039a0:	and	w1, w0, #0xffffffdf
  4039a4:	cmp	w1, #0x42
  4039a8:	b.ne	4038d0 <ferror@plt+0x1a90>  // b.any
  4039ac:	ldrsb	w0, [x20, #2]
  4039b0:	cbz	w0, 403a88 <ferror@plt+0x1c48>
  4039b4:	bl	401aa0 <localeconv@plt>
  4039b8:	cbz	x0, 403c18 <ferror@plt+0x1dd8>
  4039bc:	ldr	x28, [x0]
  4039c0:	cbz	x28, 403c30 <ferror@plt+0x1df0>
  4039c4:	mov	x0, x28
  4039c8:	bl	401990 <strlen@plt>
  4039cc:	mov	x23, x0
  4039d0:	cbz	x27, 403934 <ferror@plt+0x1af4>
  4039d4:	mov	w20, #0xffffffea            	// #-22
  4039d8:	ldp	x21, x22, [sp, #32]
  4039dc:	ldp	x23, x24, [sp, #48]
  4039e0:	ldp	x25, x26, [sp, #64]
  4039e4:	ldp	x27, x28, [sp, #80]
  4039e8:	b	403bec <ferror@plt+0x1dac>
  4039ec:	mov	x20, x1
  4039f0:	b	40397c <ferror@plt+0x1b3c>
  4039f4:	str	wzr, [x25]
  4039f8:	str	xzr, [sp, #120]
  4039fc:	mov	w3, #0x0                   	// #0
  403a00:	mov	w2, #0x0                   	// #0
  403a04:	ldr	x1, [sp, #104]
  403a08:	mov	x0, x20
  403a0c:	bl	401b90 <__strtoul_internal@plt>
  403a10:	mov	x27, x0
  403a14:	ldr	x0, [sp, #120]
  403a18:	cmp	x0, x20
  403a1c:	b.eq	403a5c <ferror@plt+0x1c1c>  // b.none
  403a20:	ldr	w1, [x25]
  403a24:	cbz	w1, 403a34 <ferror@plt+0x1bf4>
  403a28:	sub	x2, x27, #0x1
  403a2c:	cmn	x2, #0x3
  403a30:	b.hi	403a7c <ferror@plt+0x1c3c>  // b.pmore
  403a34:	cbz	x27, 403990 <ferror@plt+0x1b50>
  403a38:	cbz	x0, 403c78 <ferror@plt+0x1e38>
  403a3c:	ldrsb	w0, [x0]
  403a40:	cbnz	w0, 403990 <ferror@plt+0x1b50>
  403a44:	mov	w20, #0xffffffea            	// #-22
  403a48:	ldp	x21, x22, [sp, #32]
  403a4c:	ldp	x23, x24, [sp, #48]
  403a50:	ldp	x25, x26, [sp, #64]
  403a54:	ldp	x27, x28, [sp, #80]
  403a58:	b	403bec <ferror@plt+0x1dac>
  403a5c:	ldr	w1, [x25]
  403a60:	mov	w20, #0xffffffea            	// #-22
  403a64:	cbnz	w1, 403a7c <ferror@plt+0x1c3c>
  403a68:	ldp	x21, x22, [sp, #32]
  403a6c:	ldp	x23, x24, [sp, #48]
  403a70:	ldp	x25, x26, [sp, #64]
  403a74:	ldp	x27, x28, [sp, #80]
  403a78:	b	403bec <ferror@plt+0x1dac>
  403a7c:	neg	w20, w1
  403a80:	ldp	x27, x28, [sp, #80]
  403a84:	b	403bb8 <ferror@plt+0x1d78>
  403a88:	mov	w23, #0x3e8                 	// #1000
  403a8c:	b	4038d8 <ferror@plt+0x1a98>
  403a90:	mov	w1, w20
  403a94:	adrp	x0, 406000 <ferror@plt+0x41c0>
  403a98:	add	x0, x0, #0x680
  403a9c:	bl	401d00 <strchr@plt>
  403aa0:	cbz	x0, 403c90 <ferror@plt+0x1e50>
  403aa4:	adrp	x2, 406000 <ferror@plt+0x41c0>
  403aa8:	add	x2, x2, #0x680
  403aac:	sub	x0, x0, x2
  403ab0:	add	w2, w0, #0x1
  403ab4:	b	403900 <ferror@plt+0x1ac0>
  403ab8:	mov	w20, #0x0                   	// #0
  403abc:	cbz	x22, 403ac4 <ferror@plt+0x1c84>
  403ac0:	str	w2, [x22]
  403ac4:	cmp	x27, #0x0
  403ac8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403acc:	b.ne	403ae0 <ferror@plt+0x1ca0>  // b.any
  403ad0:	ldp	x27, x28, [sp, #80]
  403ad4:	b	403bb4 <ferror@plt+0x1d74>
  403ad8:	mov	w20, #0xffffffde            	// #-34
  403adc:	b	403abc <ferror@plt+0x1c7c>
  403ae0:	sxtw	x23, w23
  403ae4:	sub	w0, w2, #0x2
  403ae8:	mov	x4, #0x1                   	// #1
  403aec:	mul	x4, x4, x23
  403af0:	cmn	w0, #0x1
  403af4:	b.eq	403b04 <ferror@plt+0x1cc4>  // b.none
  403af8:	umulh	x1, x4, x23
  403afc:	sub	w0, w0, #0x1
  403b00:	cbz	x1, 403aec <ferror@plt+0x1cac>
  403b04:	cmp	x27, #0xa
  403b08:	b.ls	403b54 <ferror@plt+0x1d14>  // b.plast
  403b0c:	mov	x0, #0xa                   	// #10
  403b10:	add	x0, x0, x0, lsl #2
  403b14:	lsl	x1, x0, #1
  403b18:	mov	x0, x1
  403b1c:	cmp	x27, x1
  403b20:	b.hi	403b10 <ferror@plt+0x1cd0>  // b.pmore
  403b24:	cmp	w19, #0x0
  403b28:	b.le	403b44 <ferror@plt+0x1d04>
  403b2c:	mov	w1, #0x0                   	// #0
  403b30:	add	x0, x0, x0, lsl #2
  403b34:	lsl	x0, x0, #1
  403b38:	add	w1, w1, #0x1
  403b3c:	cmp	w19, w1
  403b40:	b.ne	403b30 <ferror@plt+0x1cf0>  // b.any
  403b44:	mov	x2, #0x1                   	// #1
  403b48:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  403b4c:	movk	x6, #0xcccd
  403b50:	b	403b64 <ferror@plt+0x1d24>
  403b54:	mov	x0, #0xa                   	// #10
  403b58:	b	403b24 <ferror@plt+0x1ce4>
  403b5c:	cmp	x5, #0x9
  403b60:	b.ls	403ba0 <ferror@plt+0x1d60>  // b.plast
  403b64:	umulh	x3, x27, x6
  403b68:	lsr	x1, x3, #3
  403b6c:	add	x1, x1, x1, lsl #2
  403b70:	sub	x1, x27, x1, lsl #1
  403b74:	mov	x5, x27
  403b78:	lsr	x27, x3, #3
  403b7c:	mov	x3, x2
  403b80:	add	x2, x2, x2, lsl #2
  403b84:	lsl	x2, x2, #1
  403b88:	cbz	w1, 403b5c <ferror@plt+0x1d1c>
  403b8c:	udiv	x3, x0, x3
  403b90:	udiv	x1, x3, x1
  403b94:	udiv	x1, x4, x1
  403b98:	add	x26, x26, x1
  403b9c:	b	403b5c <ferror@plt+0x1d1c>
  403ba0:	ldp	x27, x28, [sp, #80]
  403ba4:	b	403bb4 <ferror@plt+0x1d74>
  403ba8:	mov	w20, #0x0                   	// #0
  403bac:	b	403bb4 <ferror@plt+0x1d74>
  403bb0:	mov	w20, #0x0                   	// #0
  403bb4:	str	x26, [x21]
  403bb8:	tbnz	w20, #31, 403bcc <ferror@plt+0x1d8c>
  403bbc:	ldp	x21, x22, [sp, #32]
  403bc0:	ldp	x23, x24, [sp, #48]
  403bc4:	ldp	x25, x26, [sp, #64]
  403bc8:	b	403bf8 <ferror@plt+0x1db8>
  403bcc:	ldp	x21, x22, [sp, #32]
  403bd0:	ldp	x23, x24, [sp, #48]
  403bd4:	ldp	x25, x26, [sp, #64]
  403bd8:	b	403bec <ferror@plt+0x1dac>
  403bdc:	mov	w20, #0xffffffea            	// #-22
  403be0:	b	403bec <ferror@plt+0x1dac>
  403be4:	mov	w20, #0xffffffea            	// #-22
  403be8:	ldp	x21, x22, [sp, #32]
  403bec:	bl	401dc0 <__errno_location@plt>
  403bf0:	neg	w1, w20
  403bf4:	str	w1, [x0]
  403bf8:	mov	w0, w20
  403bfc:	ldp	x19, x20, [sp, #16]
  403c00:	ldp	x29, x30, [sp], #128
  403c04:	ret
  403c08:	mov	w20, #0xffffffea            	// #-22
  403c0c:	ldp	x21, x22, [sp, #32]
  403c10:	ldp	x23, x24, [sp, #48]
  403c14:	b	403bec <ferror@plt+0x1dac>
  403c18:	mov	w20, #0xffffffea            	// #-22
  403c1c:	ldp	x21, x22, [sp, #32]
  403c20:	ldp	x23, x24, [sp, #48]
  403c24:	ldp	x25, x26, [sp, #64]
  403c28:	ldp	x27, x28, [sp, #80]
  403c2c:	b	403bec <ferror@plt+0x1dac>
  403c30:	mov	w20, #0xffffffea            	// #-22
  403c34:	ldp	x21, x22, [sp, #32]
  403c38:	ldp	x23, x24, [sp, #48]
  403c3c:	ldp	x25, x26, [sp, #64]
  403c40:	ldp	x27, x28, [sp, #80]
  403c44:	b	403bec <ferror@plt+0x1dac>
  403c48:	mov	w20, #0xffffffea            	// #-22
  403c4c:	ldp	x21, x22, [sp, #32]
  403c50:	ldp	x23, x24, [sp, #48]
  403c54:	ldp	x25, x26, [sp, #64]
  403c58:	ldp	x27, x28, [sp, #80]
  403c5c:	b	403bec <ferror@plt+0x1dac>
  403c60:	mov	w20, #0xffffffea            	// #-22
  403c64:	ldp	x21, x22, [sp, #32]
  403c68:	ldp	x23, x24, [sp, #48]
  403c6c:	ldp	x25, x26, [sp, #64]
  403c70:	ldp	x27, x28, [sp, #80]
  403c74:	b	403bec <ferror@plt+0x1dac>
  403c78:	mov	w20, #0xffffffea            	// #-22
  403c7c:	ldp	x21, x22, [sp, #32]
  403c80:	ldp	x23, x24, [sp, #48]
  403c84:	ldp	x25, x26, [sp, #64]
  403c88:	ldp	x27, x28, [sp, #80]
  403c8c:	b	403bec <ferror@plt+0x1dac>
  403c90:	mov	w20, #0xffffffea            	// #-22
  403c94:	ldp	x21, x22, [sp, #32]
  403c98:	ldp	x23, x24, [sp, #48]
  403c9c:	ldp	x25, x26, [sp, #64]
  403ca0:	ldp	x27, x28, [sp, #80]
  403ca4:	b	403bec <ferror@plt+0x1dac>
  403ca8:	mov	w20, w2
  403cac:	cbnz	x22, 403ac0 <ferror@plt+0x1c80>
  403cb0:	ldp	x27, x28, [sp, #80]
  403cb4:	b	403bb4 <ferror@plt+0x1d74>
  403cb8:	stp	x29, x30, [sp, #-16]!
  403cbc:	mov	x29, sp
  403cc0:	mov	x2, #0x0                   	// #0
  403cc4:	bl	4037bc <ferror@plt+0x197c>
  403cc8:	ldp	x29, x30, [sp], #16
  403ccc:	ret
  403cd0:	stp	x29, x30, [sp, #-48]!
  403cd4:	mov	x29, sp
  403cd8:	stp	x19, x20, [sp, #16]
  403cdc:	stp	x21, x22, [sp, #32]
  403ce0:	mov	x21, x0
  403ce4:	mov	x22, x1
  403ce8:	mov	x20, x0
  403cec:	cbnz	x0, 403d00 <ferror@plt+0x1ec0>
  403cf0:	cbnz	x1, 403d20 <ferror@plt+0x1ee0>
  403cf4:	mov	w0, #0x0                   	// #0
  403cf8:	b	403d40 <ferror@plt+0x1f00>
  403cfc:	add	x20, x20, #0x1
  403d00:	ldrsb	w19, [x20]
  403d04:	cbz	w19, 403d1c <ferror@plt+0x1edc>
  403d08:	bl	401c70 <__ctype_b_loc@plt>
  403d0c:	and	x19, x19, #0xff
  403d10:	ldr	x2, [x0]
  403d14:	ldrh	w2, [x2, x19, lsl #1]
  403d18:	tbnz	w2, #11, 403cfc <ferror@plt+0x1ebc>
  403d1c:	cbz	x22, 403d24 <ferror@plt+0x1ee4>
  403d20:	str	x20, [x22]
  403d24:	cmp	x20, #0x0
  403d28:	mov	w0, #0x0                   	// #0
  403d2c:	ccmp	x21, x20, #0x2, ne  // ne = any
  403d30:	b.cs	403d40 <ferror@plt+0x1f00>  // b.hs, b.nlast
  403d34:	ldrsb	w0, [x20]
  403d38:	cmp	w0, #0x0
  403d3c:	cset	w0, eq  // eq = none
  403d40:	ldp	x19, x20, [sp, #16]
  403d44:	ldp	x21, x22, [sp, #32]
  403d48:	ldp	x29, x30, [sp], #48
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-48]!
  403d54:	mov	x29, sp
  403d58:	stp	x19, x20, [sp, #16]
  403d5c:	stp	x21, x22, [sp, #32]
  403d60:	mov	x21, x0
  403d64:	mov	x22, x1
  403d68:	mov	x20, x0
  403d6c:	cbnz	x0, 403d80 <ferror@plt+0x1f40>
  403d70:	cbnz	x1, 403da0 <ferror@plt+0x1f60>
  403d74:	mov	w0, #0x0                   	// #0
  403d78:	b	403dc0 <ferror@plt+0x1f80>
  403d7c:	add	x20, x20, #0x1
  403d80:	ldrsb	w19, [x20]
  403d84:	cbz	w19, 403d9c <ferror@plt+0x1f5c>
  403d88:	bl	401c70 <__ctype_b_loc@plt>
  403d8c:	and	x19, x19, #0xff
  403d90:	ldr	x2, [x0]
  403d94:	ldrh	w2, [x2, x19, lsl #1]
  403d98:	tbnz	w2, #12, 403d7c <ferror@plt+0x1f3c>
  403d9c:	cbz	x22, 403da4 <ferror@plt+0x1f64>
  403da0:	str	x20, [x22]
  403da4:	cmp	x20, #0x0
  403da8:	mov	w0, #0x0                   	// #0
  403dac:	ccmp	x21, x20, #0x2, ne  // ne = any
  403db0:	b.cs	403dc0 <ferror@plt+0x1f80>  // b.hs, b.nlast
  403db4:	ldrsb	w0, [x20]
  403db8:	cmp	w0, #0x0
  403dbc:	cset	w0, eq  // eq = none
  403dc0:	ldp	x19, x20, [sp, #16]
  403dc4:	ldp	x21, x22, [sp, #32]
  403dc8:	ldp	x29, x30, [sp], #48
  403dcc:	ret
  403dd0:	stp	x29, x30, [sp, #-128]!
  403dd4:	mov	x29, sp
  403dd8:	stp	x19, x20, [sp, #16]
  403ddc:	stp	x21, x22, [sp, #32]
  403de0:	mov	x20, x0
  403de4:	mov	x22, x1
  403de8:	str	x2, [sp, #80]
  403dec:	str	x3, [sp, #88]
  403df0:	str	x4, [sp, #96]
  403df4:	str	x5, [sp, #104]
  403df8:	str	x6, [sp, #112]
  403dfc:	str	x7, [sp, #120]
  403e00:	add	x0, sp, #0x80
  403e04:	str	x0, [sp, #48]
  403e08:	str	x0, [sp, #56]
  403e0c:	add	x0, sp, #0x50
  403e10:	str	x0, [sp, #64]
  403e14:	mov	w0, #0xffffffd0            	// #-48
  403e18:	str	w0, [sp, #72]
  403e1c:	str	wzr, [sp, #76]
  403e20:	add	x21, sp, #0x80
  403e24:	b	403ec4 <ferror@plt+0x2084>
  403e28:	add	w0, w3, #0x8
  403e2c:	str	w0, [sp, #72]
  403e30:	cmp	w0, #0x0
  403e34:	b.le	403e48 <ferror@plt+0x2008>
  403e38:	add	x0, x2, #0xf
  403e3c:	and	x0, x0, #0xfffffffffffffff8
  403e40:	str	x0, [sp, #48]
  403e44:	b	403edc <ferror@plt+0x209c>
  403e48:	ldr	x1, [x21, w3, sxtw]
  403e4c:	cbz	x1, 403ee4 <ferror@plt+0x20a4>
  403e50:	cbz	w0, 403e94 <ferror@plt+0x2054>
  403e54:	add	w3, w3, #0x10
  403e58:	str	w3, [sp, #72]
  403e5c:	cmp	w3, #0x0
  403e60:	b.le	403e74 <ferror@plt+0x2034>
  403e64:	add	x0, x2, #0xf
  403e68:	and	x0, x0, #0xfffffffffffffff8
  403e6c:	str	x0, [sp, #48]
  403e70:	b	403ea0 <ferror@plt+0x2060>
  403e74:	add	x2, x21, w0, sxtw
  403e78:	b	403ea0 <ferror@plt+0x2060>
  403e7c:	mov	w0, #0x1                   	// #1
  403e80:	ldp	x19, x20, [sp, #16]
  403e84:	ldp	x21, x22, [sp, #32]
  403e88:	ldp	x29, x30, [sp], #128
  403e8c:	ret
  403e90:	ldr	x2, [sp, #48]
  403e94:	add	x0, x2, #0xf
  403e98:	and	x0, x0, #0xfffffffffffffff8
  403e9c:	str	x0, [sp, #48]
  403ea0:	ldr	x19, [x2]
  403ea4:	cbz	x19, 403ee4 <ferror@plt+0x20a4>
  403ea8:	mov	x0, x20
  403eac:	bl	401c50 <strcmp@plt>
  403eb0:	cbz	w0, 403e7c <ferror@plt+0x203c>
  403eb4:	mov	x1, x19
  403eb8:	mov	x0, x20
  403ebc:	bl	401c50 <strcmp@plt>
  403ec0:	cbz	w0, 403e80 <ferror@plt+0x2040>
  403ec4:	ldr	w3, [sp, #72]
  403ec8:	ldr	x2, [sp, #48]
  403ecc:	tbnz	w3, #31, 403e28 <ferror@plt+0x1fe8>
  403ed0:	add	x0, x2, #0xf
  403ed4:	and	x0, x0, #0xfffffffffffffff8
  403ed8:	str	x0, [sp, #48]
  403edc:	ldr	x1, [x2]
  403ee0:	cbnz	x1, 403e90 <ferror@plt+0x2050>
  403ee4:	mov	x3, x20
  403ee8:	mov	x2, x22
  403eec:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403ef0:	add	x1, x1, #0x660
  403ef4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403ef8:	ldr	w0, [x0, #848]
  403efc:	bl	401d90 <errx@plt>
  403f00:	cbz	x1, 403f38 <ferror@plt+0x20f8>
  403f04:	add	x3, x0, x1
  403f08:	sxtb	w2, w2
  403f0c:	ldrsb	w1, [x0]
  403f10:	cbz	w1, 403f30 <ferror@plt+0x20f0>
  403f14:	cmp	w2, w1
  403f18:	b.eq	403f34 <ferror@plt+0x20f4>  // b.none
  403f1c:	add	x0, x0, #0x1
  403f20:	cmp	x3, x0
  403f24:	b.ne	403f0c <ferror@plt+0x20cc>  // b.any
  403f28:	mov	x0, #0x0                   	// #0
  403f2c:	b	403f34 <ferror@plt+0x20f4>
  403f30:	mov	x0, #0x0                   	// #0
  403f34:	ret
  403f38:	mov	x0, #0x0                   	// #0
  403f3c:	b	403f34 <ferror@plt+0x20f4>
  403f40:	stp	x29, x30, [sp, #-16]!
  403f44:	mov	x29, sp
  403f48:	mov	w2, #0xa                   	// #10
  403f4c:	bl	403758 <ferror@plt+0x1918>
  403f50:	ldp	x29, x30, [sp], #16
  403f54:	ret
  403f58:	stp	x29, x30, [sp, #-16]!
  403f5c:	mov	x29, sp
  403f60:	mov	w2, #0x10                  	// #16
  403f64:	bl	403758 <ferror@plt+0x1918>
  403f68:	ldp	x29, x30, [sp], #16
  403f6c:	ret
  403f70:	stp	x29, x30, [sp, #-16]!
  403f74:	mov	x29, sp
  403f78:	mov	w2, #0xa                   	// #10
  403f7c:	bl	403700 <ferror@plt+0x18c0>
  403f80:	ldp	x29, x30, [sp], #16
  403f84:	ret
  403f88:	stp	x29, x30, [sp, #-16]!
  403f8c:	mov	x29, sp
  403f90:	mov	w2, #0x10                  	// #16
  403f94:	bl	403700 <ferror@plt+0x18c0>
  403f98:	ldp	x29, x30, [sp], #16
  403f9c:	ret
  403fa0:	stp	x29, x30, [sp, #-64]!
  403fa4:	mov	x29, sp
  403fa8:	stp	x19, x20, [sp, #16]
  403fac:	str	x21, [sp, #32]
  403fb0:	mov	x19, x0
  403fb4:	mov	x21, x1
  403fb8:	str	xzr, [sp, #56]
  403fbc:	bl	401dc0 <__errno_location@plt>
  403fc0:	str	wzr, [x0]
  403fc4:	cbz	x19, 403fd4 <ferror@plt+0x2194>
  403fc8:	mov	x20, x0
  403fcc:	ldrsb	w0, [x19]
  403fd0:	cbnz	w0, 403ff0 <ferror@plt+0x21b0>
  403fd4:	mov	x3, x19
  403fd8:	mov	x2, x21
  403fdc:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403fe0:	add	x1, x1, #0x660
  403fe4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403fe8:	ldr	w0, [x0, #848]
  403fec:	bl	401d90 <errx@plt>
  403ff0:	mov	w3, #0x0                   	// #0
  403ff4:	mov	w2, #0xa                   	// #10
  403ff8:	add	x1, sp, #0x38
  403ffc:	mov	x0, x19
  404000:	bl	401b30 <__strtol_internal@plt>
  404004:	ldr	w1, [x20]
  404008:	cbnz	w1, 404034 <ferror@plt+0x21f4>
  40400c:	ldr	x1, [sp, #56]
  404010:	cmp	x1, x19
  404014:	b.eq	403fd4 <ferror@plt+0x2194>  // b.none
  404018:	cbz	x1, 404024 <ferror@plt+0x21e4>
  40401c:	ldrsb	w1, [x1]
  404020:	cbnz	w1, 403fd4 <ferror@plt+0x2194>
  404024:	ldp	x19, x20, [sp, #16]
  404028:	ldr	x21, [sp, #32]
  40402c:	ldp	x29, x30, [sp], #64
  404030:	ret
  404034:	cmp	w1, #0x22
  404038:	b.ne	403fd4 <ferror@plt+0x2194>  // b.any
  40403c:	mov	x3, x19
  404040:	mov	x2, x21
  404044:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404048:	add	x1, x1, #0x660
  40404c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  404050:	ldr	w0, [x0, #848]
  404054:	bl	401e20 <err@plt>
  404058:	stp	x29, x30, [sp, #-32]!
  40405c:	mov	x29, sp
  404060:	stp	x19, x20, [sp, #16]
  404064:	mov	x20, x0
  404068:	mov	x19, x1
  40406c:	bl	403fa0 <ferror@plt+0x2160>
  404070:	mov	x2, #0x80000000            	// #2147483648
  404074:	add	x2, x0, x2
  404078:	mov	x1, #0xffffffff            	// #4294967295
  40407c:	cmp	x2, x1
  404080:	b.hi	404090 <ferror@plt+0x2250>  // b.pmore
  404084:	ldp	x19, x20, [sp, #16]
  404088:	ldp	x29, x30, [sp], #32
  40408c:	ret
  404090:	bl	401dc0 <__errno_location@plt>
  404094:	mov	w1, #0x22                  	// #34
  404098:	str	w1, [x0]
  40409c:	mov	x3, x20
  4040a0:	mov	x2, x19
  4040a4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4040a8:	add	x1, x1, #0x660
  4040ac:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4040b0:	ldr	w0, [x0, #848]
  4040b4:	bl	401e20 <err@plt>
  4040b8:	stp	x29, x30, [sp, #-32]!
  4040bc:	mov	x29, sp
  4040c0:	stp	x19, x20, [sp, #16]
  4040c4:	mov	x20, x0
  4040c8:	mov	x19, x1
  4040cc:	bl	404058 <ferror@plt+0x2218>
  4040d0:	add	w2, w0, #0x8, lsl #12
  4040d4:	mov	w1, #0xffff                	// #65535
  4040d8:	cmp	w2, w1
  4040dc:	b.hi	4040ec <ferror@plt+0x22ac>  // b.pmore
  4040e0:	ldp	x19, x20, [sp, #16]
  4040e4:	ldp	x29, x30, [sp], #32
  4040e8:	ret
  4040ec:	bl	401dc0 <__errno_location@plt>
  4040f0:	mov	w1, #0x22                  	// #34
  4040f4:	str	w1, [x0]
  4040f8:	mov	x3, x20
  4040fc:	mov	x2, x19
  404100:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404104:	add	x1, x1, #0x660
  404108:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40410c:	ldr	w0, [x0, #848]
  404110:	bl	401e20 <err@plt>
  404114:	stp	x29, x30, [sp, #-16]!
  404118:	mov	x29, sp
  40411c:	mov	w2, #0xa                   	// #10
  404120:	bl	403644 <ferror@plt+0x1804>
  404124:	ldp	x29, x30, [sp], #16
  404128:	ret
  40412c:	stp	x29, x30, [sp, #-16]!
  404130:	mov	x29, sp
  404134:	mov	w2, #0x10                  	// #16
  404138:	bl	403644 <ferror@plt+0x1804>
  40413c:	ldp	x29, x30, [sp], #16
  404140:	ret
  404144:	stp	x29, x30, [sp, #-64]!
  404148:	mov	x29, sp
  40414c:	stp	x19, x20, [sp, #16]
  404150:	str	x21, [sp, #32]
  404154:	mov	x19, x0
  404158:	mov	x21, x1
  40415c:	str	xzr, [sp, #56]
  404160:	bl	401dc0 <__errno_location@plt>
  404164:	str	wzr, [x0]
  404168:	cbz	x19, 404178 <ferror@plt+0x2338>
  40416c:	mov	x20, x0
  404170:	ldrsb	w0, [x19]
  404174:	cbnz	w0, 404194 <ferror@plt+0x2354>
  404178:	mov	x3, x19
  40417c:	mov	x2, x21
  404180:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404184:	add	x1, x1, #0x660
  404188:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40418c:	ldr	w0, [x0, #848]
  404190:	bl	401d90 <errx@plt>
  404194:	add	x1, sp, #0x38
  404198:	mov	x0, x19
  40419c:	bl	401a10 <strtod@plt>
  4041a0:	ldr	w0, [x20]
  4041a4:	cbnz	w0, 4041d0 <ferror@plt+0x2390>
  4041a8:	ldr	x0, [sp, #56]
  4041ac:	cmp	x0, x19
  4041b0:	b.eq	404178 <ferror@plt+0x2338>  // b.none
  4041b4:	cbz	x0, 4041c0 <ferror@plt+0x2380>
  4041b8:	ldrsb	w0, [x0]
  4041bc:	cbnz	w0, 404178 <ferror@plt+0x2338>
  4041c0:	ldp	x19, x20, [sp, #16]
  4041c4:	ldr	x21, [sp, #32]
  4041c8:	ldp	x29, x30, [sp], #64
  4041cc:	ret
  4041d0:	cmp	w0, #0x22
  4041d4:	b.ne	404178 <ferror@plt+0x2338>  // b.any
  4041d8:	mov	x3, x19
  4041dc:	mov	x2, x21
  4041e0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4041e4:	add	x1, x1, #0x660
  4041e8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4041ec:	ldr	w0, [x0, #848]
  4041f0:	bl	401e20 <err@plt>
  4041f4:	stp	x29, x30, [sp, #-64]!
  4041f8:	mov	x29, sp
  4041fc:	stp	x19, x20, [sp, #16]
  404200:	str	x21, [sp, #32]
  404204:	mov	x19, x0
  404208:	mov	x21, x1
  40420c:	str	xzr, [sp, #56]
  404210:	bl	401dc0 <__errno_location@plt>
  404214:	str	wzr, [x0]
  404218:	cbz	x19, 404228 <ferror@plt+0x23e8>
  40421c:	mov	x20, x0
  404220:	ldrsb	w0, [x19]
  404224:	cbnz	w0, 404244 <ferror@plt+0x2404>
  404228:	mov	x3, x19
  40422c:	mov	x2, x21
  404230:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404234:	add	x1, x1, #0x660
  404238:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40423c:	ldr	w0, [x0, #848]
  404240:	bl	401d90 <errx@plt>
  404244:	mov	w2, #0xa                   	// #10
  404248:	add	x1, sp, #0x38
  40424c:	mov	x0, x19
  404250:	bl	401c80 <strtol@plt>
  404254:	ldr	w1, [x20]
  404258:	cbnz	w1, 404284 <ferror@plt+0x2444>
  40425c:	ldr	x1, [sp, #56]
  404260:	cmp	x1, x19
  404264:	b.eq	404228 <ferror@plt+0x23e8>  // b.none
  404268:	cbz	x1, 404274 <ferror@plt+0x2434>
  40426c:	ldrsb	w1, [x1]
  404270:	cbnz	w1, 404228 <ferror@plt+0x23e8>
  404274:	ldp	x19, x20, [sp, #16]
  404278:	ldr	x21, [sp, #32]
  40427c:	ldp	x29, x30, [sp], #64
  404280:	ret
  404284:	cmp	w1, #0x22
  404288:	b.ne	404228 <ferror@plt+0x23e8>  // b.any
  40428c:	mov	x3, x19
  404290:	mov	x2, x21
  404294:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404298:	add	x1, x1, #0x660
  40429c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4042a0:	ldr	w0, [x0, #848]
  4042a4:	bl	401e20 <err@plt>
  4042a8:	stp	x29, x30, [sp, #-64]!
  4042ac:	mov	x29, sp
  4042b0:	stp	x19, x20, [sp, #16]
  4042b4:	str	x21, [sp, #32]
  4042b8:	mov	x19, x0
  4042bc:	mov	x21, x1
  4042c0:	str	xzr, [sp, #56]
  4042c4:	bl	401dc0 <__errno_location@plt>
  4042c8:	str	wzr, [x0]
  4042cc:	cbz	x19, 4042dc <ferror@plt+0x249c>
  4042d0:	mov	x20, x0
  4042d4:	ldrsb	w0, [x19]
  4042d8:	cbnz	w0, 4042f8 <ferror@plt+0x24b8>
  4042dc:	mov	x3, x19
  4042e0:	mov	x2, x21
  4042e4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4042e8:	add	x1, x1, #0x660
  4042ec:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4042f0:	ldr	w0, [x0, #848]
  4042f4:	bl	401d90 <errx@plt>
  4042f8:	mov	w2, #0xa                   	// #10
  4042fc:	add	x1, sp, #0x38
  404300:	mov	x0, x19
  404304:	bl	401980 <strtoul@plt>
  404308:	ldr	w1, [x20]
  40430c:	cbnz	w1, 404338 <ferror@plt+0x24f8>
  404310:	ldr	x1, [sp, #56]
  404314:	cmp	x1, x19
  404318:	b.eq	4042dc <ferror@plt+0x249c>  // b.none
  40431c:	cbz	x1, 404328 <ferror@plt+0x24e8>
  404320:	ldrsb	w1, [x1]
  404324:	cbnz	w1, 4042dc <ferror@plt+0x249c>
  404328:	ldp	x19, x20, [sp, #16]
  40432c:	ldr	x21, [sp, #32]
  404330:	ldp	x29, x30, [sp], #64
  404334:	ret
  404338:	cmp	w1, #0x22
  40433c:	b.ne	4042dc <ferror@plt+0x249c>  // b.any
  404340:	mov	x3, x19
  404344:	mov	x2, x21
  404348:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40434c:	add	x1, x1, #0x660
  404350:	adrp	x0, 418000 <ferror@plt+0x161c0>
  404354:	ldr	w0, [x0, #848]
  404358:	bl	401e20 <err@plt>
  40435c:	stp	x29, x30, [sp, #-48]!
  404360:	mov	x29, sp
  404364:	stp	x19, x20, [sp, #16]
  404368:	mov	x20, x0
  40436c:	mov	x19, x1
  404370:	add	x1, sp, #0x28
  404374:	bl	403cb8 <ferror@plt+0x1e78>
  404378:	cbz	w0, 4043a4 <ferror@plt+0x2564>
  40437c:	bl	401dc0 <__errno_location@plt>
  404380:	ldr	w0, [x0]
  404384:	cbz	w0, 4043b4 <ferror@plt+0x2574>
  404388:	mov	x3, x20
  40438c:	mov	x2, x19
  404390:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404394:	add	x1, x1, #0x660
  404398:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40439c:	ldr	w0, [x0, #848]
  4043a0:	bl	401e20 <err@plt>
  4043a4:	ldr	x0, [sp, #40]
  4043a8:	ldp	x19, x20, [sp, #16]
  4043ac:	ldp	x29, x30, [sp], #48
  4043b0:	ret
  4043b4:	mov	x3, x20
  4043b8:	mov	x2, x19
  4043bc:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4043c0:	add	x1, x1, #0x660
  4043c4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4043c8:	ldr	w0, [x0, #848]
  4043cc:	bl	401d90 <errx@plt>
  4043d0:	stp	x29, x30, [sp, #-32]!
  4043d4:	mov	x29, sp
  4043d8:	str	x19, [sp, #16]
  4043dc:	mov	x19, x1
  4043e0:	mov	x1, x2
  4043e4:	bl	404144 <ferror@plt+0x2304>
  4043e8:	fcvtzs	d1, d0
  4043ec:	str	d1, [x19]
  4043f0:	scvtf	d1, d1
  4043f4:	fsub	d0, d0, d1
  4043f8:	mov	x0, #0x848000000000        	// #145685290680320
  4043fc:	movk	x0, #0x412e, lsl #48
  404400:	fmov	d1, x0
  404404:	fmul	d0, d0, d1
  404408:	fcvtzs	d0, d0
  40440c:	str	d0, [x19, #8]
  404410:	ldr	x19, [sp, #16]
  404414:	ldp	x29, x30, [sp], #32
  404418:	ret
  40441c:	mov	w2, w0
  404420:	mov	x0, x1
  404424:	and	w1, w2, #0xf000
  404428:	cmp	w1, #0x4, lsl #12
  40442c:	b.eq	404474 <ferror@plt+0x2634>  // b.none
  404430:	cmp	w1, #0xa, lsl #12
  404434:	b.eq	4045a0 <ferror@plt+0x2760>  // b.none
  404438:	cmp	w1, #0x2, lsl #12
  40443c:	b.eq	4045b0 <ferror@plt+0x2770>  // b.none
  404440:	cmp	w1, #0x6, lsl #12
  404444:	b.eq	4045c0 <ferror@plt+0x2780>  // b.none
  404448:	cmp	w1, #0xc, lsl #12
  40444c:	b.eq	4045d0 <ferror@plt+0x2790>  // b.none
  404450:	cmp	w1, #0x1, lsl #12
  404454:	b.eq	4045e0 <ferror@plt+0x27a0>  // b.none
  404458:	mov	w3, #0x0                   	// #0
  40445c:	cmp	w1, #0x8, lsl #12
  404460:	b.ne	404480 <ferror@plt+0x2640>  // b.any
  404464:	mov	w1, #0x2d                  	// #45
  404468:	strb	w1, [x0]
  40446c:	mov	w3, #0x1                   	// #1
  404470:	b	404480 <ferror@plt+0x2640>
  404474:	mov	w1, #0x64                  	// #100
  404478:	strb	w1, [x0]
  40447c:	mov	w3, #0x1                   	// #1
  404480:	tst	x2, #0x100
  404484:	mov	w1, #0x72                  	// #114
  404488:	mov	w4, #0x2d                  	// #45
  40448c:	csel	w1, w1, w4, ne  // ne = any
  404490:	add	w4, w3, #0x1
  404494:	and	x5, x3, #0xffff
  404498:	strb	w1, [x0, x5]
  40449c:	tst	x2, #0x80
  4044a0:	mov	w5, #0x77                  	// #119
  4044a4:	mov	w1, #0x2d                  	// #45
  4044a8:	csel	w5, w5, w1, ne  // ne = any
  4044ac:	add	w1, w3, #0x2
  4044b0:	and	w1, w1, #0xffff
  4044b4:	and	x4, x4, #0x3
  4044b8:	strb	w5, [x0, x4]
  4044bc:	tbz	w2, #11, 4045f0 <ferror@plt+0x27b0>
  4044c0:	tst	x2, #0x40
  4044c4:	mov	w5, #0x73                  	// #115
  4044c8:	mov	w4, #0x53                  	// #83
  4044cc:	csel	w5, w5, w4, ne  // ne = any
  4044d0:	add	w4, w3, #0x3
  4044d4:	and	x1, x1, #0xffff
  4044d8:	strb	w5, [x0, x1]
  4044dc:	tst	x2, #0x20
  4044e0:	mov	w5, #0x72                  	// #114
  4044e4:	mov	w1, #0x2d                  	// #45
  4044e8:	csel	w5, w5, w1, ne  // ne = any
  4044ec:	add	w1, w3, #0x4
  4044f0:	and	x4, x4, #0x7
  4044f4:	strb	w5, [x0, x4]
  4044f8:	tst	x2, #0x10
  4044fc:	mov	w5, #0x77                  	// #119
  404500:	mov	w4, #0x2d                  	// #45
  404504:	csel	w5, w5, w4, ne  // ne = any
  404508:	add	w4, w3, #0x5
  40450c:	and	w4, w4, #0xffff
  404510:	and	x1, x1, #0xf
  404514:	strb	w5, [x0, x1]
  404518:	tbz	w2, #10, 404604 <ferror@plt+0x27c4>
  40451c:	tst	x2, #0x8
  404520:	mov	w5, #0x73                  	// #115
  404524:	mov	w1, #0x53                  	// #83
  404528:	csel	w5, w5, w1, ne  // ne = any
  40452c:	add	w1, w3, #0x6
  404530:	and	x4, x4, #0xffff
  404534:	strb	w5, [x0, x4]
  404538:	tst	x2, #0x4
  40453c:	mov	w5, #0x72                  	// #114
  404540:	mov	w4, #0x2d                  	// #45
  404544:	csel	w5, w5, w4, ne  // ne = any
  404548:	add	w4, w3, #0x7
  40454c:	and	x1, x1, #0xf
  404550:	strb	w5, [x0, x1]
  404554:	tst	x2, #0x2
  404558:	mov	w5, #0x77                  	// #119
  40455c:	mov	w1, #0x2d                  	// #45
  404560:	csel	w5, w5, w1, ne  // ne = any
  404564:	add	w1, w3, #0x8
  404568:	and	w1, w1, #0xffff
  40456c:	and	x4, x4, #0xf
  404570:	strb	w5, [x0, x4]
  404574:	tbz	w2, #9, 404618 <ferror@plt+0x27d8>
  404578:	tst	x2, #0x1
  40457c:	mov	w2, #0x74                  	// #116
  404580:	mov	w4, #0x54                  	// #84
  404584:	csel	w2, w2, w4, ne  // ne = any
  404588:	and	x1, x1, #0xffff
  40458c:	strb	w2, [x0, x1]
  404590:	add	w3, w3, #0x9
  404594:	and	x3, x3, #0xffff
  404598:	strb	wzr, [x0, x3]
  40459c:	ret
  4045a0:	mov	w1, #0x6c                  	// #108
  4045a4:	strb	w1, [x0]
  4045a8:	mov	w3, #0x1                   	// #1
  4045ac:	b	404480 <ferror@plt+0x2640>
  4045b0:	mov	w1, #0x63                  	// #99
  4045b4:	strb	w1, [x0]
  4045b8:	mov	w3, #0x1                   	// #1
  4045bc:	b	404480 <ferror@plt+0x2640>
  4045c0:	mov	w1, #0x62                  	// #98
  4045c4:	strb	w1, [x0]
  4045c8:	mov	w3, #0x1                   	// #1
  4045cc:	b	404480 <ferror@plt+0x2640>
  4045d0:	mov	w1, #0x73                  	// #115
  4045d4:	strb	w1, [x0]
  4045d8:	mov	w3, #0x1                   	// #1
  4045dc:	b	404480 <ferror@plt+0x2640>
  4045e0:	mov	w1, #0x70                  	// #112
  4045e4:	strb	w1, [x0]
  4045e8:	mov	w3, #0x1                   	// #1
  4045ec:	b	404480 <ferror@plt+0x2640>
  4045f0:	tst	x2, #0x40
  4045f4:	mov	w5, #0x78                  	// #120
  4045f8:	mov	w4, #0x2d                  	// #45
  4045fc:	csel	w5, w5, w4, ne  // ne = any
  404600:	b	4044d0 <ferror@plt+0x2690>
  404604:	tst	x2, #0x8
  404608:	mov	w5, #0x78                  	// #120
  40460c:	mov	w1, #0x2d                  	// #45
  404610:	csel	w5, w5, w1, ne  // ne = any
  404614:	b	40452c <ferror@plt+0x26ec>
  404618:	tst	x2, #0x1
  40461c:	mov	w2, #0x78                  	// #120
  404620:	mov	w4, #0x2d                  	// #45
  404624:	csel	w2, w2, w4, ne  // ne = any
  404628:	b	404588 <ferror@plt+0x2748>
  40462c:	stp	x29, x30, [sp, #-80]!
  404630:	mov	x29, sp
  404634:	stp	x19, x20, [sp, #16]
  404638:	add	x5, sp, #0x28
  40463c:	tbz	w0, #1, 40464c <ferror@plt+0x280c>
  404640:	mov	w2, #0x20                  	// #32
  404644:	strb	w2, [sp, #40]
  404648:	add	x5, sp, #0x29
  40464c:	cmp	x1, #0x3ff
  404650:	b.ls	4047e0 <ferror@plt+0x29a0>  // b.plast
  404654:	mov	x2, #0xfffff               	// #1048575
  404658:	cmp	x1, x2
  40465c:	b.ls	4046f8 <ferror@plt+0x28b8>  // b.plast
  404660:	mov	x2, #0x3fffffff            	// #1073741823
  404664:	cmp	x1, x2
  404668:	b.ls	404700 <ferror@plt+0x28c0>  // b.plast
  40466c:	mov	x2, #0xffffffffff          	// #1099511627775
  404670:	cmp	x1, x2
  404674:	b.ls	404708 <ferror@plt+0x28c8>  // b.plast
  404678:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  40467c:	cmp	x1, x2
  404680:	b.ls	404710 <ferror@plt+0x28d0>  // b.plast
  404684:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  404688:	cmp	x1, x2
  40468c:	mov	w19, #0x3c                  	// #60
  404690:	mov	w2, #0x46                  	// #70
  404694:	csel	w19, w19, w2, ls  // ls = plast
  404698:	sub	w4, w19, #0xa
  40469c:	mov	w3, #0x6667                	// #26215
  4046a0:	movk	w3, #0x6666, lsl #16
  4046a4:	smull	x3, w4, w3
  4046a8:	asr	x3, x3, #34
  4046ac:	sub	w3, w3, w4, asr #31
  4046b0:	adrp	x2, 406000 <ferror@plt+0x41c0>
  4046b4:	add	x2, x2, #0x698
  4046b8:	ldrsb	w3, [x2, w3, sxtw]
  4046bc:	lsr	x20, x1, x4
  4046c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4046c4:	lsl	x2, x2, x4
  4046c8:	bic	x1, x1, x2
  4046cc:	strb	w3, [x5]
  4046d0:	and	w2, w0, #0x1
  4046d4:	cmp	w3, #0x42
  4046d8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4046dc:	b.eq	4047f4 <ferror@plt+0x29b4>  // b.none
  4046e0:	mov	w2, #0x69                  	// #105
  4046e4:	strb	w2, [x5, #1]
  4046e8:	add	x2, x5, #0x3
  4046ec:	mov	w3, #0x42                  	// #66
  4046f0:	strb	w3, [x5, #2]
  4046f4:	b	4047f8 <ferror@plt+0x29b8>
  4046f8:	mov	w19, #0x14                  	// #20
  4046fc:	b	404698 <ferror@plt+0x2858>
  404700:	mov	w19, #0x1e                  	// #30
  404704:	b	404698 <ferror@plt+0x2858>
  404708:	mov	w19, #0x28                  	// #40
  40470c:	b	404698 <ferror@plt+0x2858>
  404710:	mov	w19, #0x32                  	// #50
  404714:	b	404698 <ferror@plt+0x2858>
  404718:	sub	w19, w19, #0x14
  40471c:	lsr	x19, x1, x19
  404720:	add	x19, x19, #0x32
  404724:	lsr	x19, x19, #2
  404728:	mov	x0, #0xf5c3                	// #62915
  40472c:	movk	x0, #0x5c28, lsl #16
  404730:	movk	x0, #0xc28f, lsl #32
  404734:	movk	x0, #0x28f5, lsl #48
  404738:	umulh	x19, x19, x0
  40473c:	lsr	x19, x19, #2
  404740:	cmp	x19, #0xa
  404744:	b.eq	404794 <ferror@plt+0x2954>  // b.none
  404748:	cbz	x19, 404798 <ferror@plt+0x2958>
  40474c:	bl	401aa0 <localeconv@plt>
  404750:	cbz	x0, 4047c8 <ferror@plt+0x2988>
  404754:	ldr	x4, [x0]
  404758:	cbz	x4, 4047d4 <ferror@plt+0x2994>
  40475c:	ldrsb	w1, [x4]
  404760:	adrp	x0, 406000 <ferror@plt+0x41c0>
  404764:	add	x0, x0, #0x690
  404768:	cmp	w1, #0x0
  40476c:	csel	x4, x0, x4, eq  // eq = none
  404770:	add	x6, sp, #0x28
  404774:	mov	x5, x19
  404778:	mov	w3, w20
  40477c:	adrp	x2, 406000 <ferror@plt+0x41c0>
  404780:	add	x2, x2, #0x6a0
  404784:	mov	x1, #0x20                  	// #32
  404788:	add	x0, sp, #0x30
  40478c:	bl	401a90 <snprintf@plt>
  404790:	b	4047b4 <ferror@plt+0x2974>
  404794:	add	w20, w20, #0x1
  404798:	add	x4, sp, #0x28
  40479c:	mov	w3, w20
  4047a0:	adrp	x2, 406000 <ferror@plt+0x41c0>
  4047a4:	add	x2, x2, #0x6b0
  4047a8:	mov	x1, #0x20                  	// #32
  4047ac:	add	x0, sp, #0x30
  4047b0:	bl	401a90 <snprintf@plt>
  4047b4:	add	x0, sp, #0x30
  4047b8:	bl	401bc0 <strdup@plt>
  4047bc:	ldp	x19, x20, [sp, #16]
  4047c0:	ldp	x29, x30, [sp], #80
  4047c4:	ret
  4047c8:	adrp	x4, 406000 <ferror@plt+0x41c0>
  4047cc:	add	x4, x4, #0x690
  4047d0:	b	404770 <ferror@plt+0x2930>
  4047d4:	adrp	x4, 406000 <ferror@plt+0x41c0>
  4047d8:	add	x4, x4, #0x690
  4047dc:	b	404770 <ferror@plt+0x2930>
  4047e0:	mov	w20, w1
  4047e4:	mov	w1, #0x42                  	// #66
  4047e8:	strb	w1, [x5]
  4047ec:	mov	w19, #0xa                   	// #10
  4047f0:	mov	x1, #0x0                   	// #0
  4047f4:	add	x2, x5, #0x1
  4047f8:	strb	wzr, [x2]
  4047fc:	cbz	x1, 404798 <ferror@plt+0x2958>
  404800:	tbz	w0, #2, 404718 <ferror@plt+0x28d8>
  404804:	sub	w19, w19, #0x14
  404808:	lsr	x19, x1, x19
  40480c:	add	x19, x19, #0x5
  404810:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404814:	movk	x0, #0xcccd
  404818:	umulh	x19, x19, x0
  40481c:	lsr	x19, x19, #3
  404820:	umulh	x0, x19, x0
  404824:	lsr	x0, x0, #3
  404828:	add	x0, x0, x0, lsl #2
  40482c:	cmp	x19, x0, lsl #1
  404830:	b.ne	404748 <ferror@plt+0x2908>  // b.any
  404834:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404838:	movk	x0, #0xcccd
  40483c:	umulh	x19, x19, x0
  404840:	lsr	x19, x19, #3
  404844:	b	404748 <ferror@plt+0x2908>
  404848:	cbz	x0, 404928 <ferror@plt+0x2ae8>
  40484c:	stp	x29, x30, [sp, #-64]!
  404850:	mov	x29, sp
  404854:	stp	x19, x20, [sp, #16]
  404858:	stp	x21, x22, [sp, #32]
  40485c:	stp	x23, x24, [sp, #48]
  404860:	mov	x19, x0
  404864:	mov	x24, x1
  404868:	mov	x22, x2
  40486c:	mov	x23, x3
  404870:	ldrsb	w4, [x0]
  404874:	cbz	w4, 404930 <ferror@plt+0x2af0>
  404878:	cmp	x1, #0x0
  40487c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404880:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404884:	b.eq	404938 <ferror@plt+0x2af8>  // b.none
  404888:	mov	x21, #0x0                   	// #0
  40488c:	mov	x0, #0x0                   	// #0
  404890:	b	4048e8 <ferror@plt+0x2aa8>
  404894:	ldrsb	w1, [x19, #1]
  404898:	mov	x20, x19
  40489c:	cbnz	w1, 4048a4 <ferror@plt+0x2a64>
  4048a0:	add	x20, x19, #0x1
  4048a4:	cmp	x0, #0x0
  4048a8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4048ac:	b.eq	4048e0 <ferror@plt+0x2aa0>  // b.none
  4048b0:	cmp	x0, x20
  4048b4:	b.cs	404948 <ferror@plt+0x2b08>  // b.hs, b.nlast
  4048b8:	sub	x1, x20, x0
  4048bc:	blr	x23
  4048c0:	cmn	w0, #0x1
  4048c4:	b.eq	404914 <ferror@plt+0x2ad4>  // b.none
  4048c8:	add	x1, x21, #0x1
  4048cc:	str	w0, [x24, x21, lsl #2]
  4048d0:	ldrsb	w0, [x20]
  4048d4:	cbz	w0, 40490c <ferror@plt+0x2acc>
  4048d8:	mov	x21, x1
  4048dc:	mov	x0, #0x0                   	// #0
  4048e0:	ldrsb	w4, [x19, #1]!
  4048e4:	cbz	w4, 404910 <ferror@plt+0x2ad0>
  4048e8:	cmp	x22, x21
  4048ec:	b.ls	404940 <ferror@plt+0x2b00>  // b.plast
  4048f0:	cmp	x0, #0x0
  4048f4:	csel	x0, x0, x19, ne  // ne = any
  4048f8:	cmp	w4, #0x2c
  4048fc:	b.eq	404894 <ferror@plt+0x2a54>  // b.none
  404900:	ldrsb	w1, [x19, #1]
  404904:	cbz	w1, 4048a0 <ferror@plt+0x2a60>
  404908:	b	4048e0 <ferror@plt+0x2aa0>
  40490c:	mov	x21, x1
  404910:	mov	w0, w21
  404914:	ldp	x19, x20, [sp, #16]
  404918:	ldp	x21, x22, [sp, #32]
  40491c:	ldp	x23, x24, [sp, #48]
  404920:	ldp	x29, x30, [sp], #64
  404924:	ret
  404928:	mov	w0, #0xffffffff            	// #-1
  40492c:	ret
  404930:	mov	w0, #0xffffffff            	// #-1
  404934:	b	404914 <ferror@plt+0x2ad4>
  404938:	mov	w0, #0xffffffff            	// #-1
  40493c:	b	404914 <ferror@plt+0x2ad4>
  404940:	mov	w0, #0xfffffffe            	// #-2
  404944:	b	404914 <ferror@plt+0x2ad4>
  404948:	mov	w0, #0xffffffff            	// #-1
  40494c:	b	404914 <ferror@plt+0x2ad4>
  404950:	cbz	x0, 4049c8 <ferror@plt+0x2b88>
  404954:	stp	x29, x30, [sp, #-32]!
  404958:	mov	x29, sp
  40495c:	str	x19, [sp, #16]
  404960:	mov	x19, x3
  404964:	mov	x3, x4
  404968:	ldrsb	w4, [x0]
  40496c:	cmp	x19, #0x0
  404970:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404974:	b.eq	4049d0 <ferror@plt+0x2b90>  // b.none
  404978:	ldr	x5, [x19]
  40497c:	cmp	x5, x2
  404980:	b.hi	4049d8 <ferror@plt+0x2b98>  // b.pmore
  404984:	cmp	w4, #0x2b
  404988:	b.eq	4049c0 <ferror@plt+0x2b80>  // b.none
  40498c:	str	xzr, [x19]
  404990:	ldr	x4, [x19]
  404994:	sub	x2, x2, x4
  404998:	add	x1, x1, x4, lsl #2
  40499c:	bl	404848 <ferror@plt+0x2a08>
  4049a0:	cmp	w0, #0x0
  4049a4:	b.le	4049b4 <ferror@plt+0x2b74>
  4049a8:	ldr	x1, [x19]
  4049ac:	add	x1, x1, w0, sxtw
  4049b0:	str	x1, [x19]
  4049b4:	ldr	x19, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #32
  4049bc:	ret
  4049c0:	add	x0, x0, #0x1
  4049c4:	b	404990 <ferror@plt+0x2b50>
  4049c8:	mov	w0, #0xffffffff            	// #-1
  4049cc:	ret
  4049d0:	mov	w0, #0xffffffff            	// #-1
  4049d4:	b	4049b4 <ferror@plt+0x2b74>
  4049d8:	mov	w0, #0xffffffff            	// #-1
  4049dc:	b	4049b4 <ferror@plt+0x2b74>
  4049e0:	cmp	x2, #0x0
  4049e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4049e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4049ec:	b.eq	404ac8 <ferror@plt+0x2c88>  // b.none
  4049f0:	stp	x29, x30, [sp, #-64]!
  4049f4:	mov	x29, sp
  4049f8:	stp	x19, x20, [sp, #16]
  4049fc:	stp	x21, x22, [sp, #32]
  404a00:	str	x23, [sp, #48]
  404a04:	mov	x19, x0
  404a08:	mov	x21, x1
  404a0c:	mov	x22, x2
  404a10:	mov	x0, #0x0                   	// #0
  404a14:	mov	w23, #0x1                   	// #1
  404a18:	b	404a8c <ferror@plt+0x2c4c>
  404a1c:	ldrsb	w1, [x19, #1]
  404a20:	mov	x20, x19
  404a24:	cbnz	w1, 404a2c <ferror@plt+0x2bec>
  404a28:	add	x20, x19, #0x1
  404a2c:	cmp	x0, #0x0
  404a30:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404a34:	b.eq	404a88 <ferror@plt+0x2c48>  // b.none
  404a38:	cmp	x0, x20
  404a3c:	b.cs	404ad0 <ferror@plt+0x2c90>  // b.hs, b.nlast
  404a40:	sub	x1, x20, x0
  404a44:	blr	x22
  404a48:	tbnz	w0, #31, 404ab4 <ferror@plt+0x2c74>
  404a4c:	add	w1, w0, #0x7
  404a50:	cmp	w0, #0x0
  404a54:	csel	w1, w1, w0, lt  // lt = tstop
  404a58:	asr	w1, w1, #3
  404a5c:	negs	w3, w0
  404a60:	and	w0, w0, #0x7
  404a64:	and	w3, w3, #0x7
  404a68:	csneg	w0, w0, w3, mi  // mi = first
  404a6c:	lsl	w3, w23, w0
  404a70:	ldrb	w0, [x21, w1, sxtw]
  404a74:	orr	w3, w3, w0
  404a78:	strb	w3, [x21, w1, sxtw]
  404a7c:	ldrsb	w0, [x20]
  404a80:	cbz	w0, 404ad8 <ferror@plt+0x2c98>
  404a84:	mov	x0, #0x0                   	// #0
  404a88:	add	x19, x19, #0x1
  404a8c:	ldrsb	w1, [x19]
  404a90:	cbz	w1, 404ab0 <ferror@plt+0x2c70>
  404a94:	cmp	x0, #0x0
  404a98:	csel	x0, x0, x19, ne  // ne = any
  404a9c:	cmp	w1, #0x2c
  404aa0:	b.eq	404a1c <ferror@plt+0x2bdc>  // b.none
  404aa4:	ldrsb	w1, [x19, #1]
  404aa8:	cbz	w1, 404a28 <ferror@plt+0x2be8>
  404aac:	b	404a88 <ferror@plt+0x2c48>
  404ab0:	mov	w0, #0x0                   	// #0
  404ab4:	ldp	x19, x20, [sp, #16]
  404ab8:	ldp	x21, x22, [sp, #32]
  404abc:	ldr	x23, [sp, #48]
  404ac0:	ldp	x29, x30, [sp], #64
  404ac4:	ret
  404ac8:	mov	w0, #0xffffffea            	// #-22
  404acc:	ret
  404ad0:	mov	w0, #0xffffffff            	// #-1
  404ad4:	b	404ab4 <ferror@plt+0x2c74>
  404ad8:	mov	w0, #0x0                   	// #0
  404adc:	b	404ab4 <ferror@plt+0x2c74>
  404ae0:	cmp	x2, #0x0
  404ae4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404ae8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404aec:	b.eq	404b98 <ferror@plt+0x2d58>  // b.none
  404af0:	stp	x29, x30, [sp, #-48]!
  404af4:	mov	x29, sp
  404af8:	stp	x19, x20, [sp, #16]
  404afc:	stp	x21, x22, [sp, #32]
  404b00:	mov	x19, x0
  404b04:	mov	x21, x1
  404b08:	mov	x22, x2
  404b0c:	mov	x0, #0x0                   	// #0
  404b10:	b	404b60 <ferror@plt+0x2d20>
  404b14:	ldrsb	w1, [x19, #1]
  404b18:	mov	x20, x19
  404b1c:	cbnz	w1, 404b24 <ferror@plt+0x2ce4>
  404b20:	add	x20, x19, #0x1
  404b24:	cmp	x0, #0x0
  404b28:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404b2c:	b.eq	404b5c <ferror@plt+0x2d1c>  // b.none
  404b30:	cmp	x0, x20
  404b34:	b.cs	404ba0 <ferror@plt+0x2d60>  // b.hs, b.nlast
  404b38:	sub	x1, x20, x0
  404b3c:	blr	x22
  404b40:	tbnz	x0, #63, 404b88 <ferror@plt+0x2d48>
  404b44:	ldr	x3, [x21]
  404b48:	orr	x0, x3, x0
  404b4c:	str	x0, [x21]
  404b50:	ldrsb	w0, [x20]
  404b54:	cbz	w0, 404ba8 <ferror@plt+0x2d68>
  404b58:	mov	x0, #0x0                   	// #0
  404b5c:	add	x19, x19, #0x1
  404b60:	ldrsb	w3, [x19]
  404b64:	cbz	w3, 404b84 <ferror@plt+0x2d44>
  404b68:	cmp	x0, #0x0
  404b6c:	csel	x0, x0, x19, ne  // ne = any
  404b70:	cmp	w3, #0x2c
  404b74:	b.eq	404b14 <ferror@plt+0x2cd4>  // b.none
  404b78:	ldrsb	w1, [x19, #1]
  404b7c:	cbz	w1, 404b20 <ferror@plt+0x2ce0>
  404b80:	b	404b5c <ferror@plt+0x2d1c>
  404b84:	mov	w0, #0x0                   	// #0
  404b88:	ldp	x19, x20, [sp, #16]
  404b8c:	ldp	x21, x22, [sp, #32]
  404b90:	ldp	x29, x30, [sp], #48
  404b94:	ret
  404b98:	mov	w0, #0xffffffea            	// #-22
  404b9c:	ret
  404ba0:	mov	w0, #0xffffffff            	// #-1
  404ba4:	b	404b88 <ferror@plt+0x2d48>
  404ba8:	mov	w0, #0x0                   	// #0
  404bac:	b	404b88 <ferror@plt+0x2d48>
  404bb0:	stp	x29, x30, [sp, #-80]!
  404bb4:	mov	x29, sp
  404bb8:	str	xzr, [sp, #72]
  404bbc:	cbz	x0, 404d08 <ferror@plt+0x2ec8>
  404bc0:	stp	x19, x20, [sp, #16]
  404bc4:	stp	x21, x22, [sp, #32]
  404bc8:	str	x23, [sp, #48]
  404bcc:	mov	x19, x0
  404bd0:	mov	x23, x1
  404bd4:	mov	x20, x2
  404bd8:	mov	w21, w3
  404bdc:	str	w3, [x1]
  404be0:	str	w3, [x2]
  404be4:	bl	401dc0 <__errno_location@plt>
  404be8:	mov	x22, x0
  404bec:	str	wzr, [x0]
  404bf0:	ldrsb	w0, [x19]
  404bf4:	cmp	w0, #0x3a
  404bf8:	b.eq	404c54 <ferror@plt+0x2e14>  // b.none
  404bfc:	mov	w2, #0xa                   	// #10
  404c00:	add	x1, sp, #0x48
  404c04:	mov	x0, x19
  404c08:	bl	401c80 <strtol@plt>
  404c0c:	str	w0, [x23]
  404c10:	str	w0, [x20]
  404c14:	ldr	w0, [x22]
  404c18:	cbnz	w0, 404d38 <ferror@plt+0x2ef8>
  404c1c:	ldr	x1, [sp, #72]
  404c20:	cmp	x1, #0x0
  404c24:	ccmp	x1, x19, #0x4, ne  // ne = any
  404c28:	b.eq	404d4c <ferror@plt+0x2f0c>  // b.none
  404c2c:	ldrsb	w2, [x1]
  404c30:	cmp	w2, #0x3a
  404c34:	b.eq	404c9c <ferror@plt+0x2e5c>  // b.none
  404c38:	cmp	w2, #0x2d
  404c3c:	b.eq	404cb8 <ferror@plt+0x2e78>  // b.none
  404c40:	ldp	x19, x20, [sp, #16]
  404c44:	ldp	x21, x22, [sp, #32]
  404c48:	ldr	x23, [sp, #48]
  404c4c:	ldp	x29, x30, [sp], #80
  404c50:	ret
  404c54:	add	x19, x19, #0x1
  404c58:	mov	w2, #0xa                   	// #10
  404c5c:	add	x1, sp, #0x48
  404c60:	mov	x0, x19
  404c64:	bl	401c80 <strtol@plt>
  404c68:	str	w0, [x20]
  404c6c:	ldr	w0, [x22]
  404c70:	cbnz	w0, 404d10 <ferror@plt+0x2ed0>
  404c74:	ldr	x0, [sp, #72]
  404c78:	cbz	x0, 404d24 <ferror@plt+0x2ee4>
  404c7c:	ldrsb	w1, [x0]
  404c80:	cmp	w1, #0x0
  404c84:	ccmp	x0, x19, #0x4, eq  // eq = none
  404c88:	csetm	w0, eq  // eq = none
  404c8c:	ldp	x19, x20, [sp, #16]
  404c90:	ldp	x21, x22, [sp, #32]
  404c94:	ldr	x23, [sp, #48]
  404c98:	b	404c4c <ferror@plt+0x2e0c>
  404c9c:	ldrsb	w2, [x1, #1]
  404ca0:	cbnz	w2, 404cb8 <ferror@plt+0x2e78>
  404ca4:	str	w21, [x20]
  404ca8:	ldp	x19, x20, [sp, #16]
  404cac:	ldp	x21, x22, [sp, #32]
  404cb0:	ldr	x23, [sp, #48]
  404cb4:	b	404c4c <ferror@plt+0x2e0c>
  404cb8:	add	x19, x1, #0x1
  404cbc:	str	xzr, [sp, #72]
  404cc0:	str	wzr, [x22]
  404cc4:	mov	w2, #0xa                   	// #10
  404cc8:	add	x1, sp, #0x48
  404ccc:	mov	x0, x19
  404cd0:	bl	401c80 <strtol@plt>
  404cd4:	str	w0, [x20]
  404cd8:	ldr	w0, [x22]
  404cdc:	cbnz	w0, 404d60 <ferror@plt+0x2f20>
  404ce0:	ldr	x0, [sp, #72]
  404ce4:	cbz	x0, 404d74 <ferror@plt+0x2f34>
  404ce8:	ldrsb	w1, [x0]
  404cec:	cmp	w1, #0x0
  404cf0:	ccmp	x0, x19, #0x4, eq  // eq = none
  404cf4:	csetm	w0, eq  // eq = none
  404cf8:	ldp	x19, x20, [sp, #16]
  404cfc:	ldp	x21, x22, [sp, #32]
  404d00:	ldr	x23, [sp, #48]
  404d04:	b	404c4c <ferror@plt+0x2e0c>
  404d08:	mov	w0, #0x0                   	// #0
  404d0c:	b	404c4c <ferror@plt+0x2e0c>
  404d10:	mov	w0, #0xffffffff            	// #-1
  404d14:	ldp	x19, x20, [sp, #16]
  404d18:	ldp	x21, x22, [sp, #32]
  404d1c:	ldr	x23, [sp, #48]
  404d20:	b	404c4c <ferror@plt+0x2e0c>
  404d24:	mov	w0, #0xffffffff            	// #-1
  404d28:	ldp	x19, x20, [sp, #16]
  404d2c:	ldp	x21, x22, [sp, #32]
  404d30:	ldr	x23, [sp, #48]
  404d34:	b	404c4c <ferror@plt+0x2e0c>
  404d38:	mov	w0, #0xffffffff            	// #-1
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	ldp	x21, x22, [sp, #32]
  404d44:	ldr	x23, [sp, #48]
  404d48:	b	404c4c <ferror@plt+0x2e0c>
  404d4c:	mov	w0, #0xffffffff            	// #-1
  404d50:	ldp	x19, x20, [sp, #16]
  404d54:	ldp	x21, x22, [sp, #32]
  404d58:	ldr	x23, [sp, #48]
  404d5c:	b	404c4c <ferror@plt+0x2e0c>
  404d60:	mov	w0, #0xffffffff            	// #-1
  404d64:	ldp	x19, x20, [sp, #16]
  404d68:	ldp	x21, x22, [sp, #32]
  404d6c:	ldr	x23, [sp, #48]
  404d70:	b	404c4c <ferror@plt+0x2e0c>
  404d74:	mov	w0, #0xffffffff            	// #-1
  404d78:	ldp	x19, x20, [sp, #16]
  404d7c:	ldp	x21, x22, [sp, #32]
  404d80:	ldr	x23, [sp, #48]
  404d84:	b	404c4c <ferror@plt+0x2e0c>
  404d88:	cmp	x0, #0x0
  404d8c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404d90:	b.eq	404e58 <ferror@plt+0x3018>  // b.none
  404d94:	stp	x29, x30, [sp, #-80]!
  404d98:	mov	x29, sp
  404d9c:	stp	x19, x20, [sp, #16]
  404da0:	stp	x21, x22, [sp, #32]
  404da4:	stp	x23, x24, [sp, #48]
  404da8:	mov	x20, x1
  404dac:	add	x24, sp, #0x40
  404db0:	add	x23, sp, #0x48
  404db4:	b	404de4 <ferror@plt+0x2fa4>
  404db8:	cmp	x19, #0x0
  404dbc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404dc0:	ccmp	x21, x22, #0x0, ne  // ne = any
  404dc4:	b.ne	404e40 <ferror@plt+0x3000>  // b.any
  404dc8:	mov	x2, x21
  404dcc:	mov	x1, x20
  404dd0:	mov	x0, x19
  404dd4:	bl	401b40 <strncmp@plt>
  404dd8:	cbnz	w0, 404e40 <ferror@plt+0x3000>
  404ddc:	add	x0, x19, x21
  404de0:	add	x20, x20, x22
  404de4:	mov	x1, x24
  404de8:	bl	403528 <ferror@plt+0x16e8>
  404dec:	mov	x19, x0
  404df0:	mov	x1, x23
  404df4:	mov	x0, x20
  404df8:	bl	403528 <ferror@plt+0x16e8>
  404dfc:	mov	x20, x0
  404e00:	ldr	x21, [sp, #64]
  404e04:	ldr	x22, [sp, #72]
  404e08:	adds	x0, x21, x22
  404e0c:	b.eq	404e38 <ferror@plt+0x2ff8>  // b.none
  404e10:	cmp	x0, #0x1
  404e14:	b.ne	404db8 <ferror@plt+0x2f78>  // b.any
  404e18:	cbz	x19, 404e28 <ferror@plt+0x2fe8>
  404e1c:	ldrsb	w0, [x19]
  404e20:	cmp	w0, #0x2f
  404e24:	b.eq	404e38 <ferror@plt+0x2ff8>  // b.none
  404e28:	cbz	x20, 404e40 <ferror@plt+0x3000>
  404e2c:	ldrsb	w0, [x20]
  404e30:	cmp	w0, #0x2f
  404e34:	b.ne	404db8 <ferror@plt+0x2f78>  // b.any
  404e38:	mov	w0, #0x1                   	// #1
  404e3c:	b	404e44 <ferror@plt+0x3004>
  404e40:	mov	w0, #0x0                   	// #0
  404e44:	ldp	x19, x20, [sp, #16]
  404e48:	ldp	x21, x22, [sp, #32]
  404e4c:	ldp	x23, x24, [sp, #48]
  404e50:	ldp	x29, x30, [sp], #80
  404e54:	ret
  404e58:	mov	w0, #0x0                   	// #0
  404e5c:	ret
  404e60:	stp	x29, x30, [sp, #-64]!
  404e64:	mov	x29, sp
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	mov	x19, x0
  404e70:	orr	x0, x0, x1
  404e74:	cbz	x0, 404ef8 <ferror@plt+0x30b8>
  404e78:	stp	x21, x22, [sp, #32]
  404e7c:	mov	x21, x1
  404e80:	mov	x22, x2
  404e84:	cbz	x19, 404f0c <ferror@plt+0x30cc>
  404e88:	cbz	x1, 404f24 <ferror@plt+0x30e4>
  404e8c:	stp	x23, x24, [sp, #48]
  404e90:	mov	x0, x19
  404e94:	bl	401990 <strlen@plt>
  404e98:	mov	x23, x0
  404e9c:	mvn	x0, x0
  404ea0:	mov	x20, #0x0                   	// #0
  404ea4:	cmp	x0, x22
  404ea8:	b.cc	404f38 <ferror@plt+0x30f8>  // b.lo, b.ul, b.last
  404eac:	add	x24, x23, x22
  404eb0:	add	x0, x24, #0x1
  404eb4:	bl	401b00 <malloc@plt>
  404eb8:	mov	x20, x0
  404ebc:	cbz	x0, 404f44 <ferror@plt+0x3104>
  404ec0:	mov	x2, x23
  404ec4:	mov	x1, x19
  404ec8:	bl	401950 <memcpy@plt>
  404ecc:	mov	x2, x22
  404ed0:	mov	x1, x21
  404ed4:	add	x0, x20, x23
  404ed8:	bl	401950 <memcpy@plt>
  404edc:	strb	wzr, [x20, x24]
  404ee0:	ldp	x21, x22, [sp, #32]
  404ee4:	ldp	x23, x24, [sp, #48]
  404ee8:	mov	x0, x20
  404eec:	ldp	x19, x20, [sp, #16]
  404ef0:	ldp	x29, x30, [sp], #64
  404ef4:	ret
  404ef8:	adrp	x0, 405000 <ferror@plt+0x31c0>
  404efc:	add	x0, x0, #0x940
  404f00:	bl	401bc0 <strdup@plt>
  404f04:	mov	x20, x0
  404f08:	b	404ee8 <ferror@plt+0x30a8>
  404f0c:	mov	x1, x2
  404f10:	mov	x0, x21
  404f14:	bl	401ce0 <strndup@plt>
  404f18:	mov	x20, x0
  404f1c:	ldp	x21, x22, [sp, #32]
  404f20:	b	404ee8 <ferror@plt+0x30a8>
  404f24:	mov	x0, x19
  404f28:	bl	401bc0 <strdup@plt>
  404f2c:	mov	x20, x0
  404f30:	ldp	x21, x22, [sp, #32]
  404f34:	b	404ee8 <ferror@plt+0x30a8>
  404f38:	ldp	x21, x22, [sp, #32]
  404f3c:	ldp	x23, x24, [sp, #48]
  404f40:	b	404ee8 <ferror@plt+0x30a8>
  404f44:	ldp	x21, x22, [sp, #32]
  404f48:	ldp	x23, x24, [sp, #48]
  404f4c:	b	404ee8 <ferror@plt+0x30a8>
  404f50:	stp	x29, x30, [sp, #-32]!
  404f54:	mov	x29, sp
  404f58:	stp	x19, x20, [sp, #16]
  404f5c:	mov	x20, x0
  404f60:	mov	x19, x1
  404f64:	mov	x2, #0x0                   	// #0
  404f68:	cbz	x1, 404f78 <ferror@plt+0x3138>
  404f6c:	mov	x0, x1
  404f70:	bl	401990 <strlen@plt>
  404f74:	mov	x2, x0
  404f78:	mov	x1, x19
  404f7c:	mov	x0, x20
  404f80:	bl	404e60 <ferror@plt+0x3020>
  404f84:	ldp	x19, x20, [sp, #16]
  404f88:	ldp	x29, x30, [sp], #32
  404f8c:	ret
  404f90:	stp	x29, x30, [sp, #-288]!
  404f94:	mov	x29, sp
  404f98:	str	x19, [sp, #16]
  404f9c:	mov	x19, x0
  404fa0:	str	x2, [sp, #240]
  404fa4:	str	x3, [sp, #248]
  404fa8:	str	x4, [sp, #256]
  404fac:	str	x5, [sp, #264]
  404fb0:	str	x6, [sp, #272]
  404fb4:	str	x7, [sp, #280]
  404fb8:	str	q0, [sp, #112]
  404fbc:	str	q1, [sp, #128]
  404fc0:	str	q2, [sp, #144]
  404fc4:	str	q3, [sp, #160]
  404fc8:	str	q4, [sp, #176]
  404fcc:	str	q5, [sp, #192]
  404fd0:	str	q6, [sp, #208]
  404fd4:	str	q7, [sp, #224]
  404fd8:	add	x0, sp, #0x120
  404fdc:	str	x0, [sp, #80]
  404fe0:	str	x0, [sp, #88]
  404fe4:	add	x0, sp, #0xf0
  404fe8:	str	x0, [sp, #96]
  404fec:	mov	w0, #0xffffffd0            	// #-48
  404ff0:	str	w0, [sp, #104]
  404ff4:	mov	w0, #0xffffff80            	// #-128
  404ff8:	str	w0, [sp, #108]
  404ffc:	ldp	x2, x3, [sp, #80]
  405000:	stp	x2, x3, [sp, #32]
  405004:	ldp	x2, x3, [sp, #96]
  405008:	stp	x2, x3, [sp, #48]
  40500c:	add	x2, sp, #0x20
  405010:	add	x0, sp, #0x48
  405014:	bl	401cd0 <vasprintf@plt>
  405018:	tbnz	w0, #31, 405048 <ferror@plt+0x3208>
  40501c:	sxtw	x2, w0
  405020:	ldr	x1, [sp, #72]
  405024:	mov	x0, x19
  405028:	bl	404e60 <ferror@plt+0x3020>
  40502c:	mov	x19, x0
  405030:	ldr	x0, [sp, #72]
  405034:	bl	401ca0 <free@plt>
  405038:	mov	x0, x19
  40503c:	ldr	x19, [sp, #16]
  405040:	ldp	x29, x30, [sp], #288
  405044:	ret
  405048:	mov	x19, #0x0                   	// #0
  40504c:	b	405038 <ferror@plt+0x31f8>
  405050:	stp	x29, x30, [sp, #-80]!
  405054:	mov	x29, sp
  405058:	stp	x19, x20, [sp, #16]
  40505c:	stp	x21, x22, [sp, #32]
  405060:	mov	x19, x0
  405064:	ldr	x21, [x0]
  405068:	ldrsb	w0, [x21]
  40506c:	cbz	w0, 4051a0 <ferror@plt+0x3360>
  405070:	stp	x23, x24, [sp, #48]
  405074:	mov	x24, x1
  405078:	mov	x22, x2
  40507c:	mov	w23, w3
  405080:	mov	x1, x2
  405084:	mov	x0, x21
  405088:	bl	401cf0 <strspn@plt>
  40508c:	add	x20, x21, x0
  405090:	ldrsb	w21, [x21, x0]
  405094:	cbz	w21, 40510c <ferror@plt+0x32cc>
  405098:	cbz	w23, 405170 <ferror@plt+0x3330>
  40509c:	mov	w1, w21
  4050a0:	adrp	x0, 406000 <ferror@plt+0x41c0>
  4050a4:	add	x0, x0, #0x6b8
  4050a8:	bl	401d00 <strchr@plt>
  4050ac:	cbz	x0, 40512c <ferror@plt+0x32ec>
  4050b0:	strb	w21, [sp, #72]
  4050b4:	strb	wzr, [sp, #73]
  4050b8:	add	x23, x20, #0x1
  4050bc:	add	x1, sp, #0x48
  4050c0:	mov	x0, x23
  4050c4:	bl	40359c <ferror@plt+0x175c>
  4050c8:	str	x0, [x24]
  4050cc:	add	x1, x20, x0
  4050d0:	ldrsb	w1, [x1, #1]
  4050d4:	cmp	w1, #0x0
  4050d8:	ccmp	w21, w1, #0x0, ne  // ne = any
  4050dc:	b.ne	40511c <ferror@plt+0x32dc>  // b.any
  4050e0:	add	x0, x0, #0x2
  4050e4:	add	x21, x20, x0
  4050e8:	ldrsb	w1, [x20, x0]
  4050ec:	cbz	w1, 4050fc <ferror@plt+0x32bc>
  4050f0:	mov	x0, x22
  4050f4:	bl	401d00 <strchr@plt>
  4050f8:	cbz	x0, 40511c <ferror@plt+0x32dc>
  4050fc:	str	x21, [x19]
  405100:	mov	x20, x23
  405104:	ldp	x23, x24, [sp, #48]
  405108:	b	40518c <ferror@plt+0x334c>
  40510c:	str	x20, [x19]
  405110:	mov	x20, #0x0                   	// #0
  405114:	ldp	x23, x24, [sp, #48]
  405118:	b	40518c <ferror@plt+0x334c>
  40511c:	str	x20, [x19]
  405120:	mov	x20, #0x0                   	// #0
  405124:	ldp	x23, x24, [sp, #48]
  405128:	b	40518c <ferror@plt+0x334c>
  40512c:	mov	x1, x22
  405130:	mov	x0, x20
  405134:	bl	40359c <ferror@plt+0x175c>
  405138:	str	x0, [x24]
  40513c:	add	x21, x20, x0
  405140:	ldrsb	w1, [x20, x0]
  405144:	cbz	w1, 405154 <ferror@plt+0x3314>
  405148:	mov	x0, x22
  40514c:	bl	401d00 <strchr@plt>
  405150:	cbz	x0, 405160 <ferror@plt+0x3320>
  405154:	str	x21, [x19]
  405158:	ldp	x23, x24, [sp, #48]
  40515c:	b	40518c <ferror@plt+0x334c>
  405160:	str	x20, [x19]
  405164:	mov	x20, x0
  405168:	ldp	x23, x24, [sp, #48]
  40516c:	b	40518c <ferror@plt+0x334c>
  405170:	mov	x1, x22
  405174:	mov	x0, x20
  405178:	bl	401da0 <strcspn@plt>
  40517c:	str	x0, [x24]
  405180:	add	x0, x20, x0
  405184:	str	x0, [x19]
  405188:	ldp	x23, x24, [sp, #48]
  40518c:	mov	x0, x20
  405190:	ldp	x19, x20, [sp, #16]
  405194:	ldp	x21, x22, [sp, #32]
  405198:	ldp	x29, x30, [sp], #80
  40519c:	ret
  4051a0:	mov	x20, #0x0                   	// #0
  4051a4:	b	40518c <ferror@plt+0x334c>
  4051a8:	stp	x29, x30, [sp, #-32]!
  4051ac:	mov	x29, sp
  4051b0:	str	x19, [sp, #16]
  4051b4:	mov	x19, x0
  4051b8:	mov	x0, x19
  4051bc:	bl	401b80 <fgetc@plt>
  4051c0:	cmn	w0, #0x1
  4051c4:	b.eq	4051d8 <ferror@plt+0x3398>  // b.none
  4051c8:	cmp	w0, #0xa
  4051cc:	b.ne	4051b8 <ferror@plt+0x3378>  // b.any
  4051d0:	mov	w0, #0x0                   	// #0
  4051d4:	b	4051dc <ferror@plt+0x339c>
  4051d8:	mov	w0, #0x1                   	// #1
  4051dc:	ldr	x19, [sp, #16]
  4051e0:	ldp	x29, x30, [sp], #32
  4051e4:	ret
  4051e8:	stp	x29, x30, [sp, #-48]!
  4051ec:	mov	x29, sp
  4051f0:	stp	x19, x20, [sp, #16]
  4051f4:	adrp	x0, 406000 <ferror@plt+0x41c0>
  4051f8:	add	x0, x0, #0x6c8
  4051fc:	bl	401dd0 <getenv@plt>
  405200:	mov	x19, x0
  405204:	adrp	x0, 406000 <ferror@plt+0x41c0>
  405208:	add	x0, x0, #0x6c0
  40520c:	cmp	x19, #0x0
  405210:	csel	x19, x0, x19, eq  // eq = none
  405214:	mov	x0, x19
  405218:	bl	401bc0 <strdup@plt>
  40521c:	cbz	x0, 40529c <ferror@plt+0x345c>
  405220:	stp	x21, x22, [sp, #32]
  405224:	bl	401ba0 <__xpg_basename@plt>
  405228:	mov	x22, x0
  40522c:	bl	401990 <strlen@plt>
  405230:	add	x21, x0, #0x2
  405234:	mov	x0, x21
  405238:	bl	401b00 <malloc@plt>
  40523c:	mov	x20, x0
  405240:	cbz	x0, 4052b0 <ferror@plt+0x3470>
  405244:	mov	w1, #0x2d                  	// #45
  405248:	strb	w1, [x0], #1
  40524c:	mov	x1, x22
  405250:	bl	401d30 <strcpy@plt>
  405254:	mov	x2, #0x0                   	// #0
  405258:	mov	x1, x20
  40525c:	mov	x0, x19
  405260:	bl	4019f0 <execl@plt>
  405264:	bl	401dc0 <__errno_location@plt>
  405268:	ldr	w0, [x0]
  40526c:	cmp	w0, #0x2
  405270:	cset	w20, eq  // eq = none
  405274:	add	w20, w20, #0x7e
  405278:	mov	w2, #0x5                   	// #5
  40527c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  405280:	add	x1, x1, #0x168
  405284:	mov	x0, #0x0                   	// #0
  405288:	bl	401d70 <dcgettext@plt>
  40528c:	mov	x2, x19
  405290:	mov	x1, x0
  405294:	mov	w0, w20
  405298:	bl	401e20 <err@plt>
  40529c:	stp	x21, x22, [sp, #32]
  4052a0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4052a4:	add	x1, x1, #0x6d0
  4052a8:	mov	w0, #0x1                   	// #1
  4052ac:	bl	401e20 <err@plt>
  4052b0:	mov	x2, x21
  4052b4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4052b8:	add	x1, x1, #0x6e8
  4052bc:	mov	w0, #0x1                   	// #1
  4052c0:	bl	401e20 <err@plt>
  4052c4:	stp	x29, x30, [sp, #-80]!
  4052c8:	mov	x29, sp
  4052cc:	stp	x19, x20, [sp, #16]
  4052d0:	stp	x21, x22, [sp, #32]
  4052d4:	mov	x20, x0
  4052d8:	mov	x2, #0x3                   	// #3
  4052dc:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4052e0:	add	x1, x1, #0x708
  4052e4:	bl	401cb0 <strncasecmp@plt>
  4052e8:	add	x1, x20, #0x3
  4052ec:	cmp	w0, #0x0
  4052f0:	csel	x20, x1, x20, eq  // eq = none
  4052f4:	mov	x2, #0x2                   	// #2
  4052f8:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4052fc:	add	x1, x1, #0x710
  405300:	mov	x0, x20
  405304:	bl	401cb0 <strncasecmp@plt>
  405308:	mov	x19, #0x0                   	// #0
  40530c:	adrp	x21, 417000 <ferror@plt+0x151c0>
  405310:	add	x21, x21, #0xbd8
  405314:	cbz	w0, 405340 <ferror@plt+0x3500>
  405318:	lsl	x2, x19, #4
  40531c:	mov	x1, x20
  405320:	ldr	x0, [x21, x2]
  405324:	bl	401bb0 <strcasecmp@plt>
  405328:	cbz	w0, 405454 <ferror@plt+0x3614>
  40532c:	add	x19, x19, #0x1
  405330:	cmp	x19, #0x22
  405334:	b.ne	405318 <ferror@plt+0x34d8>  // b.any
  405338:	mov	w19, #0xffffffff            	// #-1
  40533c:	b	405464 <ferror@plt+0x3624>
  405340:	str	x23, [sp, #48]
  405344:	mov	w22, w0
  405348:	add	x21, x20, #0x2
  40534c:	str	xzr, [sp, #72]
  405350:	mov	x2, #0x4                   	// #4
  405354:	adrp	x1, 406000 <ferror@plt+0x41c0>
  405358:	add	x1, x1, #0x718
  40535c:	mov	x0, x21
  405360:	bl	401cb0 <strncasecmp@plt>
  405364:	mov	w23, w0
  405368:	cbnz	w0, 4053f0 <ferror@plt+0x35b0>
  40536c:	add	x21, x20, #0x6
  405370:	bl	401c70 <__ctype_b_loc@plt>
  405374:	ldrsb	x1, [x21]
  405378:	ldr	x0, [x0]
  40537c:	ldrh	w0, [x0, x1, lsl #1]
  405380:	tbz	w0, #11, 405424 <ferror@plt+0x35e4>
  405384:	bl	401dc0 <__errno_location@plt>
  405388:	mov	x20, x0
  40538c:	str	wzr, [x0]
  405390:	mov	w2, #0xa                   	// #10
  405394:	add	x1, sp, #0x48
  405398:	mov	x0, x21
  40539c:	bl	401c80 <strtol@plt>
  4053a0:	mov	x19, x0
  4053a4:	ldr	x0, [sp, #72]
  4053a8:	cmp	x0, #0x0
  4053ac:	ccmp	x21, x0, #0x4, ne  // ne = any
  4053b0:	b.eq	405430 <ferror@plt+0x35f0>  // b.none
  4053b4:	ldr	w0, [x20]
  4053b8:	cmp	w0, #0x0
  4053bc:	ccmp	w19, #0x0, #0x1, eq  // eq = none
  4053c0:	b.lt	40543c <ferror@plt+0x35fc>  // b.tstop
  4053c4:	cbz	w23, 405418 <ferror@plt+0x35d8>
  4053c8:	bl	4019e0 <__libc_current_sigrtmax@plt>
  4053cc:	sub	w19, w0, w19
  4053d0:	bl	401b60 <__libc_current_sigrtmin@plt>
  4053d4:	cmp	w0, w19
  4053d8:	b.gt	405448 <ferror@plt+0x3608>
  4053dc:	bl	4019e0 <__libc_current_sigrtmax@plt>
  4053e0:	cmp	w19, w0
  4053e4:	csinv	w19, w19, wzr, le
  4053e8:	ldr	x23, [sp, #48]
  4053ec:	b	405464 <ferror@plt+0x3624>
  4053f0:	mov	x2, #0x4                   	// #4
  4053f4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4053f8:	add	x1, x1, #0x720
  4053fc:	mov	x0, x21
  405400:	bl	401cb0 <strncasecmp@plt>
  405404:	mov	w23, w22
  405408:	cbnz	w0, 405370 <ferror@plt+0x3530>
  40540c:	add	x21, x20, #0x6
  405410:	mov	w23, #0x1                   	// #1
  405414:	b	405370 <ferror@plt+0x3530>
  405418:	bl	401b60 <__libc_current_sigrtmin@plt>
  40541c:	add	w19, w0, w19
  405420:	b	4053d0 <ferror@plt+0x3590>
  405424:	mov	w19, #0xffffffff            	// #-1
  405428:	ldr	x23, [sp, #48]
  40542c:	b	405464 <ferror@plt+0x3624>
  405430:	mov	w19, #0xffffffff            	// #-1
  405434:	ldr	x23, [sp, #48]
  405438:	b	405464 <ferror@plt+0x3624>
  40543c:	mov	w19, #0xffffffff            	// #-1
  405440:	ldr	x23, [sp, #48]
  405444:	b	405464 <ferror@plt+0x3624>
  405448:	mov	w19, #0xffffffff            	// #-1
  40544c:	ldr	x23, [sp, #48]
  405450:	b	405464 <ferror@plt+0x3624>
  405454:	adrp	x0, 417000 <ferror@plt+0x151c0>
  405458:	add	x0, x0, #0xbd8
  40545c:	add	x19, x0, x19, lsl #4
  405460:	ldr	w19, [x19, #8]
  405464:	mov	w0, w19
  405468:	ldp	x19, x20, [sp, #16]
  40546c:	ldp	x21, x22, [sp, #32]
  405470:	ldp	x29, x30, [sp], #80
  405474:	ret
  405478:	mov	x1, #0x0                   	// #0
  40547c:	adrp	x3, 417000 <ferror@plt+0x151c0>
  405480:	add	x3, x3, #0xbd8
  405484:	add	x2, x3, x1, lsl #4
  405488:	ldr	w2, [x2, #8]
  40548c:	cmp	w2, w0
  405490:	b.eq	4054a8 <ferror@plt+0x3668>  // b.none
  405494:	add	x1, x1, #0x1
  405498:	cmp	x1, #0x22
  40549c:	b.ne	405484 <ferror@plt+0x3644>  // b.any
  4054a0:	mov	x0, #0x0                   	// #0
  4054a4:	b	4054b8 <ferror@plt+0x3678>
  4054a8:	lsl	x1, x1, #4
  4054ac:	adrp	x0, 417000 <ferror@plt+0x151c0>
  4054b0:	add	x0, x0, #0xbd8
  4054b4:	ldr	x0, [x0, x1]
  4054b8:	ret
  4054bc:	mov	x3, x0
  4054c0:	cmp	x0, #0x21
  4054c4:	b.hi	405504 <ferror@plt+0x36c4>  // b.pmore
  4054c8:	cbz	x1, 4054e0 <ferror@plt+0x36a0>
  4054cc:	lsl	x0, x0, #4
  4054d0:	adrp	x4, 417000 <ferror@plt+0x151c0>
  4054d4:	add	x4, x4, #0xbd8
  4054d8:	ldr	x0, [x4, x0]
  4054dc:	str	x0, [x1]
  4054e0:	mov	w0, #0x0                   	// #0
  4054e4:	cbz	x2, 405500 <ferror@plt+0x36c0>
  4054e8:	adrp	x0, 417000 <ferror@plt+0x151c0>
  4054ec:	add	x0, x0, #0xbd8
  4054f0:	add	x3, x0, x3, lsl #4
  4054f4:	ldr	w0, [x3, #8]
  4054f8:	str	w0, [x2]
  4054fc:	mov	w0, #0x0                   	// #0
  405500:	ret
  405504:	mov	w0, #0xffffffff            	// #-1
  405508:	b	405500 <ferror@plt+0x36c0>
  40550c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  405510:	ldr	w0, [x0, #852]
  405514:	cmn	w0, #0x1
  405518:	b.eq	405520 <ferror@plt+0x36e0>  // b.none
  40551c:	ret
  405520:	stp	x29, x30, [sp, #-32]!
  405524:	mov	x29, sp
  405528:	stp	x19, x20, [sp, #16]
  40552c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  405530:	add	x1, x1, #0x838
  405534:	adrp	x0, 406000 <ferror@plt+0x41c0>
  405538:	add	x0, x0, #0x840
  40553c:	bl	401af0 <fopen@plt>
  405540:	mov	x19, x0
  405544:	cbz	x0, 405590 <ferror@plt+0x3750>
  405548:	adrp	x2, 418000 <ferror@plt+0x161c0>
  40554c:	add	x2, x2, #0x354
  405550:	adrp	x1, 406000 <ferror@plt+0x41c0>
  405554:	add	x1, x1, #0x860
  405558:	bl	401b20 <__isoc99_fscanf@plt>
  40555c:	mov	w20, w0
  405560:	mov	x0, x19
  405564:	bl	401ad0 <fclose@plt>
  405568:	cmp	w20, #0x1
  40556c:	b.eq	40557c <ferror@plt+0x373c>  // b.none
  405570:	adrp	x0, 418000 <ferror@plt+0x161c0>
  405574:	mov	w1, #0x25                  	// #37
  405578:	str	w1, [x0, #852]
  40557c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  405580:	ldr	w0, [x0, #852]
  405584:	ldp	x19, x20, [sp, #16]
  405588:	ldp	x29, x30, [sp], #32
  40558c:	ret
  405590:	mov	w0, #0x25                  	// #37
  405594:	adrp	x1, 418000 <ferror@plt+0x161c0>
  405598:	str	w0, [x1, #852]
  40559c:	b	405584 <ferror@plt+0x3744>
  4055a0:	stp	x29, x30, [sp, #-64]!
  4055a4:	mov	x29, sp
  4055a8:	stp	x19, x20, [sp, #16]
  4055ac:	adrp	x20, 417000 <ferror@plt+0x151c0>
  4055b0:	add	x20, x20, #0xbd0
  4055b4:	stp	x21, x22, [sp, #32]
  4055b8:	adrp	x21, 417000 <ferror@plt+0x151c0>
  4055bc:	add	x21, x21, #0xbc8
  4055c0:	sub	x20, x20, x21
  4055c4:	mov	w22, w0
  4055c8:	stp	x23, x24, [sp, #48]
  4055cc:	mov	x23, x1
  4055d0:	mov	x24, x2
  4055d4:	bl	401918 <memcpy@plt-0x38>
  4055d8:	cmp	xzr, x20, asr #3
  4055dc:	b.eq	405608 <ferror@plt+0x37c8>  // b.none
  4055e0:	asr	x20, x20, #3
  4055e4:	mov	x19, #0x0                   	// #0
  4055e8:	ldr	x3, [x21, x19, lsl #3]
  4055ec:	mov	x2, x24
  4055f0:	add	x19, x19, #0x1
  4055f4:	mov	x1, x23
  4055f8:	mov	w0, w22
  4055fc:	blr	x3
  405600:	cmp	x20, x19
  405604:	b.ne	4055e8 <ferror@plt+0x37a8>  // b.any
  405608:	ldp	x19, x20, [sp, #16]
  40560c:	ldp	x21, x22, [sp, #32]
  405610:	ldp	x23, x24, [sp, #48]
  405614:	ldp	x29, x30, [sp], #64
  405618:	ret
  40561c:	nop
  405620:	ret
  405624:	nop
  405628:	adrp	x2, 418000 <ferror@plt+0x161c0>
  40562c:	mov	x1, #0x0                   	// #0
  405630:	ldr	x2, [x2, #648]
  405634:	b	401a40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405638 <.fini>:
  405638:	stp	x29, x30, [sp, #-16]!
  40563c:	mov	x29, sp
  405640:	ldp	x29, x30, [sp], #16
  405644:	ret
