#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Thu Jan 16 18:42:24 2014
# Process ID: 6628
# Log file: E:/Leo/DSPIC_final/vivado.log
# Journal file: E:/Leo/DSPIC_final\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project {E:\Leo\DSPIC_final\DSPIC_final.xpr}
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 737.043 ; gain = 19.117
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
ERROR: [VRFC 10-2063] Module <LUT_twiddle> not found while processing module instance <l1> [E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/mult_32bits_float.v
update_compile_order -fileset sim_1
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj   work.test_LUT_twiddle   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.LUT_twiddle
Compiling module work.test_LUT_twiddle
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_LUT_twiddle_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_LUT_twiddle_behav -key {Behavioral:sim_1:Functional:test_LUT_twiddle} -tclbatch {test_LUT_twiddle.tcl} -log {test_LUT_twiddle_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: R:00111111100000000000000000000000
0ns: I:00000000000000000000000000000000
$finish called at time : 1 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v" Line 19
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 765.070 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_LUT_twiddle_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 765.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 18:50:16 2014...
