
Xiaotian_Epaper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db04  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004650  0800dc18  0800dc18  0000ec18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012268  08012268  000141e0  2**0
                  CONTENTS
  4 .ARM          00000008  08012268  08012268  00013268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012270  08012270  000141e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012270  08012270  00013270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012274  08012274  00013274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08012278  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cf4  200001e0  08012458  000141e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ed4  08012458  00014ed4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000141e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0f0  00000000  00000000  00014209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000484e  00000000  00000000  0002f2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001738  00000000  00000000  00033b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011db  00000000  00000000  00035280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c9c6  00000000  00000000  0003645b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e5c0  00000000  00000000  00052e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000971a0  00000000  00000000  000713e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108581  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007400  00000000  00000000  001085c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0010f9c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800dbfc 	.word	0x0800dbfc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800dbfc 	.word	0x0800dbfc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Binary_Sem_1 */
  Binary_Sem_1Handle = osSemaphoreNew(1, 1, &Binary_Sem_1_attributes);
 8000bd8:	4a23      	ldr	r2, [pc, #140]	@ (8000c68 <MX_FREERTOS_Init+0x94>)
 8000bda:	2101      	movs	r1, #1
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f004 fdfb 	bl	80057d8 <osSemaphoreNew>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a21      	ldr	r2, [pc, #132]	@ (8000c6c <MX_FREERTOS_Init+0x98>)
 8000be6:	6013      	str	r3, [r2, #0]

  /* creation of Binary_Sem_2 */
  Binary_Sem_2Handle = osSemaphoreNew(1, 1, &Binary_Sem_2_attributes);
 8000be8:	4a21      	ldr	r2, [pc, #132]	@ (8000c70 <MX_FREERTOS_Init+0x9c>)
 8000bea:	2101      	movs	r1, #1
 8000bec:	2001      	movs	r0, #1
 8000bee:	f004 fdf3 	bl	80057d8 <osSemaphoreNew>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c74 <MX_FREERTOS_Init+0xa0>)
 8000bf6:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Timer_ds1302_read */
  Timer_ds1302_readHandle = osTimerNew(Callback_ds1302_read, osTimerPeriodic, NULL, &Timer_ds1302_read_attributes);
 8000bf8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c78 <MX_FREERTOS_Init+0xa4>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	481f      	ldr	r0, [pc, #124]	@ (8000c7c <MX_FREERTOS_Init+0xa8>)
 8000c00:	f004 fc48 	bl	8005494 <osTimerNew>
 8000c04:	4603      	mov	r3, r0
 8000c06:	4a1e      	ldr	r2, [pc, #120]	@ (8000c80 <MX_FREERTOS_Init+0xac>)
 8000c08:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TASK_INIT */
  TASK_INITHandle = osThreadNew(task_init, NULL, &TASK_INIT_attributes);
 8000c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <MX_FREERTOS_Init+0xb0>)
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	481e      	ldr	r0, [pc, #120]	@ (8000c88 <MX_FREERTOS_Init+0xb4>)
 8000c10:	f004 fb1e 	bl	8005250 <osThreadNew>
 8000c14:	4603      	mov	r3, r0
 8000c16:	4a1d      	ldr	r2, [pc, #116]	@ (8000c8c <MX_FREERTOS_Init+0xb8>)
 8000c18:	6013      	str	r3, [r2, #0]

  /* creation of TASK_SHOW */
  TASK_SHOWHandle = osThreadNew(task_show, NULL, &TASK_SHOW_attributes);
 8000c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8000c90 <MX_FREERTOS_Init+0xbc>)
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	481d      	ldr	r0, [pc, #116]	@ (8000c94 <MX_FREERTOS_Init+0xc0>)
 8000c20:	f004 fb16 	bl	8005250 <osThreadNew>
 8000c24:	4603      	mov	r3, r0
 8000c26:	4a1c      	ldr	r2, [pc, #112]	@ (8000c98 <MX_FREERTOS_Init+0xc4>)
 8000c28:	6013      	str	r3, [r2, #0]

  /* creation of TASK_RUN */
  TASK_RUNHandle = osThreadNew(task_run, NULL, &TASK_RUN_attributes);
 8000c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000c9c <MX_FREERTOS_Init+0xc8>)
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	481c      	ldr	r0, [pc, #112]	@ (8000ca0 <MX_FREERTOS_Init+0xcc>)
 8000c30:	f004 fb0e 	bl	8005250 <osThreadNew>
 8000c34:	4603      	mov	r3, r0
 8000c36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca4 <MX_FREERTOS_Init+0xd0>)
 8000c38:	6013      	str	r3, [r2, #0]

  /* creation of TASK_READ */
  TASK_READHandle = osThreadNew(task_read, NULL, &TASK_READ_attributes);
 8000c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca8 <MX_FREERTOS_Init+0xd4>)
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	481b      	ldr	r0, [pc, #108]	@ (8000cac <MX_FREERTOS_Init+0xd8>)
 8000c40:	f004 fb06 	bl	8005250 <osThreadNew>
 8000c44:	4603      	mov	r3, r0
 8000c46:	4a1a      	ldr	r2, [pc, #104]	@ (8000cb0 <MX_FREERTOS_Init+0xdc>)
 8000c48:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of Event_01 */
  Event_01Handle = osEventFlagsNew(&Event_01_attributes);
 8000c4a:	481a      	ldr	r0, [pc, #104]	@ (8000cb4 <MX_FREERTOS_Init+0xe0>)
 8000c4c:	f004 fca6 	bl	800559c <osEventFlagsNew>
 8000c50:	4603      	mov	r3, r0
 8000c52:	4a19      	ldr	r2, [pc, #100]	@ (8000cb8 <MX_FREERTOS_Init+0xe4>)
 8000c54:	6013      	str	r3, [r2, #0]

  /* creation of Event_02 */
  Event_02Handle = osEventFlagsNew(&Event_02_attributes);
 8000c56:	4819      	ldr	r0, [pc, #100]	@ (8000cbc <MX_FREERTOS_Init+0xe8>)
 8000c58:	f004 fca0 	bl	800559c <osEventFlagsNew>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	4a18      	ldr	r2, [pc, #96]	@ (8000cc0 <MX_FREERTOS_Init+0xec>)
 8000c60:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	0800ddf0 	.word	0x0800ddf0
 8000c6c:	20000210 	.word	0x20000210
 8000c70:	0800de00 	.word	0x0800de00
 8000c74:	20000214 	.word	0x20000214
 8000c78:	0800dde0 	.word	0x0800dde0
 8000c7c:	08000cfd 	.word	0x08000cfd
 8000c80:	2000020c 	.word	0x2000020c
 8000c84:	0800dd50 	.word	0x0800dd50
 8000c88:	08000cc5 	.word	0x08000cc5
 8000c8c:	200001fc 	.word	0x200001fc
 8000c90:	0800dd74 	.word	0x0800dd74
 8000c94:	08000cd3 	.word	0x08000cd3
 8000c98:	20000200 	.word	0x20000200
 8000c9c:	0800dd98 	.word	0x0800dd98
 8000ca0:	08000ce1 	.word	0x08000ce1
 8000ca4:	20000204 	.word	0x20000204
 8000ca8:	0800ddbc 	.word	0x0800ddbc
 8000cac:	08000cef 	.word	0x08000cef
 8000cb0:	20000208 	.word	0x20000208
 8000cb4:	0800de10 	.word	0x0800de10
 8000cb8:	20000218 	.word	0x20000218
 8000cbc:	0800de20 	.word	0x0800de20
 8000cc0:	2000023c 	.word	0x2000023c

08000cc4 <task_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_task_init */
void task_init(void *argument)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_init */
  /* Infinite loop */
  for(;;)
  {
    init();
 8000ccc:	f003 fa68 	bl	80041a0 <init>
 8000cd0:	e7fc      	b.n	8000ccc <task_init+0x8>

08000cd2 <task_show>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_show */
void task_show(void *argument)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_show */
  /* Infinite loop */
  for(;;)
  {
    show();
 8000cda:	f003 ff2b 	bl	8004b34 <show>
 8000cde:	e7fc      	b.n	8000cda <task_show+0x8>

08000ce0 <task_run>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_run */
void task_run(void *argument)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_run */
  /* Infinite loop */
  for(;;)
  {
    run();
 8000ce8:	f003 faf2 	bl	80042d0 <run>
 8000cec:	e7fc      	b.n	8000ce8 <task_run+0x8>

08000cee <task_read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_read */
void task_read(void *argument)
{
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b082      	sub	sp, #8
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_read */
  /* Infinite loop */
  for(;;)
  {
    read();
 8000cf6:	f003 fa71 	bl	80041dc <read>
 8000cfa:	e7fc      	b.n	8000cf6 <task_read+0x8>

08000cfc <Callback_ds1302_read>:
  /* USER CODE END task_read */
}

/* Callback_ds1302_read function */
void Callback_ds1302_read(void *argument)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback_ds1302_read */

  /* USER CODE END Callback_ds1302_read */
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bc80      	pop	{r7}
 8000d0c:	4770      	bx	lr
	...

08000d10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b088      	sub	sp, #32
 8000d14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	f107 0310 	add.w	r3, r7, #16
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
 8000d20:	609a      	str	r2, [r3, #8]
 8000d22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d24:	4b45      	ldr	r3, [pc, #276]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a44      	ldr	r2, [pc, #272]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d2a:	f043 0310 	orr.w	r3, r3, #16
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b42      	ldr	r3, [pc, #264]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0310 	and.w	r3, r3, #16
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d3c:	4b3f      	ldr	r3, [pc, #252]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	4a3e      	ldr	r2, [pc, #248]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d42:	f043 0320 	orr.w	r3, r3, #32
 8000d46:	6193      	str	r3, [r2, #24]
 8000d48:	4b3c      	ldr	r3, [pc, #240]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	f003 0320 	and.w	r3, r3, #32
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d54:	4b39      	ldr	r3, [pc, #228]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	4a38      	ldr	r2, [pc, #224]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d5a:	f043 0304 	orr.w	r3, r3, #4
 8000d5e:	6193      	str	r3, [r2, #24]
 8000d60:	4b36      	ldr	r3, [pc, #216]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	f003 0304 	and.w	r3, r3, #4
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6c:	4b33      	ldr	r3, [pc, #204]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	4a32      	ldr	r2, [pc, #200]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d72:	f043 0308 	orr.w	r3, r3, #8
 8000d76:	6193      	str	r3, [r2, #24]
 8000d78:	4b30      	ldr	r3, [pc, #192]	@ (8000e3c <MX_GPIO_Init+0x12c>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	f003 0308 	and.w	r3, r3, #8
 8000d80:	603b      	str	r3, [r7, #0]
 8000d82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS1302_CE_GPIO_Port, DS1302_CE_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d8a:	482d      	ldr	r0, [pc, #180]	@ (8000e40 <MX_GPIO_Init+0x130>)
 8000d8c:	f000 ff1d 	bl	8001bca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IO_LED_Pin|EP_SDI_Pin|EP_SCK_Pin|EP_CS_Pin
 8000d90:	2200      	movs	r2, #0
 8000d92:	21f2      	movs	r1, #242	@ 0xf2
 8000d94:	482b      	ldr	r0, [pc, #172]	@ (8000e44 <MX_GPIO_Init+0x134>)
 8000d96:	f000 ff18 	bl	8001bca <HAL_GPIO_WritePin>
                          |EP_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EP_RST_Pin|DS1302_SCL_Pin|DS1302_DATA_Pin, GPIO_PIN_RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f240 3101 	movw	r1, #769	@ 0x301
 8000da0:	4829      	ldr	r0, [pc, #164]	@ (8000e48 <MX_GPIO_Init+0x138>)
 8000da2:	f000 ff12 	bl	8001bca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS1302_CE_Pin;
 8000da6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000daa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dac:	2301      	movs	r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000db4:	2301      	movs	r3, #1
 8000db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS1302_CE_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4820      	ldr	r0, [pc, #128]	@ (8000e40 <MX_GPIO_Init+0x130>)
 8000dc0:	f000 fd68 	bl	8001894 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = IO_LED_Pin|EP_SDI_Pin|EP_SCK_Pin|EP_CS_Pin
 8000dc4:	23f2      	movs	r3, #242	@ 0xf2
 8000dc6:	613b      	str	r3, [r7, #16]
                          |EP_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd4:	f107 0310 	add.w	r3, r7, #16
 8000dd8:	4619      	mov	r1, r3
 8000dda:	481a      	ldr	r0, [pc, #104]	@ (8000e44 <MX_GPIO_Init+0x134>)
 8000ddc:	f000 fd5a 	bl	8001894 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EP_RST_Pin;
 8000de0:	2301      	movs	r3, #1
 8000de2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de4:	2301      	movs	r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	2302      	movs	r3, #2
 8000dee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EP_RST_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	4619      	mov	r1, r3
 8000df6:	4814      	ldr	r0, [pc, #80]	@ (8000e48 <MX_GPIO_Init+0x138>)
 8000df8:	f000 fd4c 	bl	8001894 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EP_BUSY_Pin;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e04:	2302      	movs	r3, #2
 8000e06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EP_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 0310 	add.w	r3, r7, #16
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	480e      	ldr	r0, [pc, #56]	@ (8000e48 <MX_GPIO_Init+0x138>)
 8000e10:	f000 fd40 	bl	8001894 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DS1302_SCL_Pin|DS1302_DATA_Pin;
 8000e14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000e22:	2301      	movs	r3, #1
 8000e24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 0310 	add.w	r3, r7, #16
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <MX_GPIO_Init+0x138>)
 8000e2e:	f000 fd31 	bl	8001894 <HAL_GPIO_Init>

}
 8000e32:	bf00      	nop
 8000e34:	3720      	adds	r7, #32
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	40011000 	.word	0x40011000
 8000e44:	40010800 	.word	0x40010800
 8000e48:	40010c00 	.word	0x40010c00

08000e4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e50:	f000 fb38 	bl	80014c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e54:	f000 f80e 	bl	8000e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e58:	f7ff ff5a 	bl	8000d10 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e5c:	f000 fa24 	bl	80012a8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000e60:	f000 fa4c 	bl	80012fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e64:	f004 f98e 	bl	8005184 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e68:	f7ff feb4 	bl	8000bd4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e6c:	f004 f9bc 	bl	80051e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <main+0x24>

08000e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b090      	sub	sp, #64	@ 0x40
 8000e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7a:	f107 0318 	add.w	r3, r7, #24
 8000e7e:	2228      	movs	r2, #40	@ 0x28
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f009 fb2c 	bl	800a4e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e96:	2301      	movs	r3, #1
 8000e98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000eb2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb8:	f107 0318 	add.w	r3, r7, #24
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f000 fe9d 	bl	8001bfc <HAL_RCC_OscConfig>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ec8:	f000 f83e 	bl	8000f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ecc:	230f      	movs	r3, #15
 8000ece:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ed8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000edc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f001 f90a 	bl	8002100 <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ef2:	f000 f829 	bl	8000f48 <Error_Handler>
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	3740      	adds	r7, #64	@ 0x40
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8000f08:	1d39      	adds	r1, r7, #4
 8000f0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <__io_putchar+0x20>)
 8000f12:	f001 fd4d 	bl	80029b0 <HAL_UART_Transmit>
    return ch;
 8000f16:	687b      	ldr	r3, [r7, #4]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	200002ac 	.word	0x200002ac

08000f24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a04      	ldr	r2, [pc, #16]	@ (8000f44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d101      	bne.n	8000f3a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f36:	f000 fadb 	bl	80014f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40012c00 	.word	0x40012c00

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f4c:	b672      	cpsid	i
}
 8000f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <Error_Handler+0x8>

08000f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f5a:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <HAL_MspInit+0x68>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	4a17      	ldr	r2, [pc, #92]	@ (8000fbc <HAL_MspInit+0x68>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <HAL_MspInit+0x68>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f72:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <HAL_MspInit+0x68>)
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	4a11      	ldr	r2, [pc, #68]	@ (8000fbc <HAL_MspInit+0x68>)
 8000f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f7c:	61d3      	str	r3, [r2, #28]
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <HAL_MspInit+0x68>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	210f      	movs	r1, #15
 8000f8e:	f06f 0001 	mvn.w	r0, #1
 8000f92:	f000 fba2 	bl	80016da <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f96:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_MspInit+0x6c>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <HAL_MspInit+0x6c>)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	40010000 	.word	0x40010000

08000fc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08c      	sub	sp, #48	@ 0x30
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fda:	4b2e      	ldr	r3, [pc, #184]	@ (8001094 <HAL_InitTick+0xd0>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	4a2d      	ldr	r2, [pc, #180]	@ (8001094 <HAL_InitTick+0xd0>)
 8000fe0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fe4:	6193      	str	r3, [r2, #24]
 8000fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8001094 <HAL_InitTick+0xd0>)
 8000fe8:	699b      	ldr	r3, [r3, #24]
 8000fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ff2:	f107 020c 	add.w	r2, r7, #12
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f001 f9ef 	bl	80023e0 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001002:	f001 f9d9 	bl	80023b8 <HAL_RCC_GetPCLK2Freq>
 8001006:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800100a:	4a23      	ldr	r2, [pc, #140]	@ (8001098 <HAL_InitTick+0xd4>)
 800100c:	fba2 2303 	umull	r2, r3, r2, r3
 8001010:	0c9b      	lsrs	r3, r3, #18
 8001012:	3b01      	subs	r3, #1
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001016:	4b21      	ldr	r3, [pc, #132]	@ (800109c <HAL_InitTick+0xd8>)
 8001018:	4a21      	ldr	r2, [pc, #132]	@ (80010a0 <HAL_InitTick+0xdc>)
 800101a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800101c:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <HAL_InitTick+0xd8>)
 800101e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001022:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001024:	4a1d      	ldr	r2, [pc, #116]	@ (800109c <HAL_InitTick+0xd8>)
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800102a:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <HAL_InitTick+0xd8>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <HAL_InitTick+0xd8>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001036:	4b19      	ldr	r3, [pc, #100]	@ (800109c <HAL_InitTick+0xd8>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800103c:	4817      	ldr	r0, [pc, #92]	@ (800109c <HAL_InitTick+0xd8>)
 800103e:	f001 fa1d 	bl	800247c <HAL_TIM_Base_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001048:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800104c:	2b00      	cmp	r3, #0
 800104e:	d11b      	bne.n	8001088 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001050:	4812      	ldr	r0, [pc, #72]	@ (800109c <HAL_InitTick+0xd8>)
 8001052:	f001 fa6b 	bl	800252c <HAL_TIM_Base_Start_IT>
 8001056:	4603      	mov	r3, r0
 8001058:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800105c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001060:	2b00      	cmp	r3, #0
 8001062:	d111      	bne.n	8001088 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001064:	2019      	movs	r0, #25
 8001066:	f000 fb54 	bl	8001712 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b0f      	cmp	r3, #15
 800106e:	d808      	bhi.n	8001082 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001070:	2200      	movs	r2, #0
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	2019      	movs	r0, #25
 8001076:	f000 fb30 	bl	80016da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800107a:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <HAL_InitTick+0xe0>)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6013      	str	r3, [r2, #0]
 8001080:	e002      	b.n	8001088 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800108c:	4618      	mov	r0, r3
 800108e:	3730      	adds	r7, #48	@ 0x30
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40021000 	.word	0x40021000
 8001098:	431bde83 	.word	0x431bde83
 800109c:	20000260 	.word	0x20000260
 80010a0:	40012c00 	.word	0x40012c00
 80010a4:	20000004 	.word	0x20000004

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <NMI_Handler+0x4>

080010b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <MemManage_Handler+0x4>

080010c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <BusFault_Handler+0x4>

080010c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <UsageFault_Handler+0x4>

080010d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <TIM1_UP_IRQHandler+0x10>)
 80010e2:	f001 fa75 	bl	80025d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000260 	.word	0x20000260

080010f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <USART1_IRQHandler+0x10>)
 80010f6:	f001 fd03 	bl	8002b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200002ac 	.word	0x200002ac

08001104 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <USART2_IRQHandler+0x10>)
 800110a:	f001 fcf9 	bl	8002b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200002f4 	.word	0x200002f4

08001118 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return 1;
 800111c:	2301      	movs	r3, #1
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr

08001126 <_kill>:

int _kill(int pid, int sig)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001130:	f009 fa7e 	bl	800a630 <__errno>
 8001134:	4603      	mov	r3, r0
 8001136:	2216      	movs	r2, #22
 8001138:	601a      	str	r2, [r3, #0]
  return -1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800113e:	4618      	mov	r0, r3
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <_exit>:

void _exit (int status)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800114e:	f04f 31ff 	mov.w	r1, #4294967295
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ffe7 	bl	8001126 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <_exit+0x12>

0800115c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
 800116c:	e00a      	b.n	8001184 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800116e:	f3af 8000 	nop.w
 8001172:	4601      	mov	r1, r0
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	1c5a      	adds	r2, r3, #1
 8001178:	60ba      	str	r2, [r7, #8]
 800117a:	b2ca      	uxtb	r2, r1
 800117c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	429a      	cmp	r2, r3
 800118a:	dbf0      	blt.n	800116e <_read+0x12>
  }

  return len;
 800118c:	687b      	ldr	r3, [r7, #4]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	e009      	b.n	80011bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	1c5a      	adds	r2, r3, #1
 80011ac:	60ba      	str	r2, [r7, #8]
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fea5 	bl	8000f00 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3301      	adds	r3, #1
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	dbf1      	blt.n	80011a8 <_write+0x12>
  }
  return len;
 80011c4:	687b      	ldr	r3, [r7, #4]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_close>:

int _close(int file)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011f4:	605a      	str	r2, [r3, #4]
  return 0;
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bc80      	pop	{r7}
 8001200:	4770      	bx	lr

08001202 <_isatty>:

int _isatty(int file)
{
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr

08001216 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001216:	b480      	push	{r7}
 8001218:	b085      	sub	sp, #20
 800121a:	af00      	add	r7, sp, #0
 800121c:	60f8      	str	r0, [r7, #12]
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
	...

08001230 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001238:	4a14      	ldr	r2, [pc, #80]	@ (800128c <_sbrk+0x5c>)
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <_sbrk+0x60>)
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001244:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <_sbrk+0x64>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d102      	bne.n	8001252 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <_sbrk+0x64>)
 800124e:	4a12      	ldr	r2, [pc, #72]	@ (8001298 <_sbrk+0x68>)
 8001250:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001252:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <_sbrk+0x64>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	429a      	cmp	r2, r3
 800125e:	d207      	bcs.n	8001270 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001260:	f009 f9e6 	bl	800a630 <__errno>
 8001264:	4603      	mov	r3, r0
 8001266:	220c      	movs	r2, #12
 8001268:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
 800126e:	e009      	b.n	8001284 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001270:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <_sbrk+0x64>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001276:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <_sbrk+0x64>)
 8001280:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001282:	68fb      	ldr	r3, [r7, #12]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20005000 	.word	0x20005000
 8001290:	00000400 	.word	0x00000400
 8001294:	200002a8 	.word	0x200002a8
 8001298:	20001ed8 	.word	0x20001ed8

0800129c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012ac:	4b11      	ldr	r3, [pc, #68]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012ae:	4a12      	ldr	r2, [pc, #72]	@ (80012f8 <MX_USART1_UART_Init+0x50>)
 80012b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012ba:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012c0:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012c6:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012cc:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012ce:	220c      	movs	r2, #12
 80012d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012d2:	4b08      	ldr	r3, [pc, #32]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012de:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <MX_USART1_UART_Init+0x4c>)
 80012e0:	f001 fb16 	bl	8002910 <HAL_UART_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80012ea:	f7ff fe2d 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200002ac 	.word	0x200002ac
 80012f8:	40013800 	.word	0x40013800

080012fc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001300:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001302:	4a12      	ldr	r2, [pc, #72]	@ (800134c <MX_USART2_UART_Init+0x50>)
 8001304:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001306:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001308:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800130c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001322:	220c      	movs	r2, #12
 8001324:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_USART2_UART_Init+0x4c>)
 8001334:	f001 faec 	bl	8002910 <HAL_UART_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800133e:	f7ff fe03 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200002f4 	.word	0x200002f4
 800134c:	40004400 	.word	0x40004400

08001350 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0318 	add.w	r3, r7, #24
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a3f      	ldr	r2, [pc, #252]	@ (8001468 <HAL_UART_MspInit+0x118>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d13a      	bne.n	80013e6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001370:	4b3e      	ldr	r3, [pc, #248]	@ (800146c <HAL_UART_MspInit+0x11c>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	4a3d      	ldr	r2, [pc, #244]	@ (800146c <HAL_UART_MspInit+0x11c>)
 8001376:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800137a:	6193      	str	r3, [r2, #24]
 800137c:	4b3b      	ldr	r3, [pc, #236]	@ (800146c <HAL_UART_MspInit+0x11c>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001388:	4b38      	ldr	r3, [pc, #224]	@ (800146c <HAL_UART_MspInit+0x11c>)
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	4a37      	ldr	r2, [pc, #220]	@ (800146c <HAL_UART_MspInit+0x11c>)
 800138e:	f043 0304 	orr.w	r3, r3, #4
 8001392:	6193      	str	r3, [r2, #24]
 8001394:	4b35      	ldr	r3, [pc, #212]	@ (800146c <HAL_UART_MspInit+0x11c>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	f003 0304 	and.w	r3, r3, #4
 800139c:	613b      	str	r3, [r7, #16]
 800139e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013aa:	2303      	movs	r3, #3
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ae:	f107 0318 	add.w	r3, r7, #24
 80013b2:	4619      	mov	r1, r3
 80013b4:	482e      	ldr	r0, [pc, #184]	@ (8001470 <HAL_UART_MspInit+0x120>)
 80013b6:	f000 fa6d 	bl	8001894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 0318 	add.w	r3, r7, #24
 80013cc:	4619      	mov	r1, r3
 80013ce:	4828      	ldr	r0, [pc, #160]	@ (8001470 <HAL_UART_MspInit+0x120>)
 80013d0:	f000 fa60 	bl	8001894 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2105      	movs	r1, #5
 80013d8:	2025      	movs	r0, #37	@ 0x25
 80013da:	f000 f97e 	bl	80016da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013de:	2025      	movs	r0, #37	@ 0x25
 80013e0:	f000 f997 	bl	8001712 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013e4:	e03c      	b.n	8001460 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART2)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a22      	ldr	r2, [pc, #136]	@ (8001474 <HAL_UART_MspInit+0x124>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d137      	bne.n	8001460 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80013f0:	4b1e      	ldr	r3, [pc, #120]	@ (800146c <HAL_UART_MspInit+0x11c>)
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	4a1d      	ldr	r2, [pc, #116]	@ (800146c <HAL_UART_MspInit+0x11c>)
 80013f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013fa:	61d3      	str	r3, [r2, #28]
 80013fc:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <HAL_UART_MspInit+0x11c>)
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001408:	4b18      	ldr	r3, [pc, #96]	@ (800146c <HAL_UART_MspInit+0x11c>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a17      	ldr	r2, [pc, #92]	@ (800146c <HAL_UART_MspInit+0x11c>)
 800140e:	f043 0304 	orr.w	r3, r3, #4
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b15      	ldr	r3, [pc, #84]	@ (800146c <HAL_UART_MspInit+0x11c>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0304 	and.w	r3, r3, #4
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001420:	2304      	movs	r3, #4
 8001422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001424:	2302      	movs	r3, #2
 8001426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001428:	2303      	movs	r3, #3
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142c:	f107 0318 	add.w	r3, r7, #24
 8001430:	4619      	mov	r1, r3
 8001432:	480f      	ldr	r0, [pc, #60]	@ (8001470 <HAL_UART_MspInit+0x120>)
 8001434:	f000 fa2e 	bl	8001894 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001438:	2308      	movs	r3, #8
 800143a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001444:	f107 0318 	add.w	r3, r7, #24
 8001448:	4619      	mov	r1, r3
 800144a:	4809      	ldr	r0, [pc, #36]	@ (8001470 <HAL_UART_MspInit+0x120>)
 800144c:	f000 fa22 	bl	8001894 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001450:	2200      	movs	r2, #0
 8001452:	2105      	movs	r1, #5
 8001454:	2026      	movs	r0, #38	@ 0x26
 8001456:	f000 f940 	bl	80016da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800145a:	2026      	movs	r0, #38	@ 0x26
 800145c:	f000 f959 	bl	8001712 <HAL_NVIC_EnableIRQ>
}
 8001460:	bf00      	nop
 8001462:	3728      	adds	r7, #40	@ 0x28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40013800 	.word	0x40013800
 800146c:	40021000 	.word	0x40021000
 8001470:	40010800 	.word	0x40010800
 8001474:	40004400 	.word	0x40004400

08001478 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001478:	f7ff ff10 	bl	800129c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800147c:	480b      	ldr	r0, [pc, #44]	@ (80014ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800147e:	490c      	ldr	r1, [pc, #48]	@ (80014b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001480:	4a0c      	ldr	r2, [pc, #48]	@ (80014b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001484:	e002      	b.n	800148c <LoopCopyDataInit>

08001486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800148a:	3304      	adds	r3, #4

0800148c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800148c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001490:	d3f9      	bcc.n	8001486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001492:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001494:	4c09      	ldr	r4, [pc, #36]	@ (80014bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001498:	e001      	b.n	800149e <LoopFillZerobss>

0800149a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800149a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800149c:	3204      	adds	r2, #4

0800149e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a0:	d3fb      	bcc.n	800149a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014a2:	f009 f8cb 	bl	800a63c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014a6:	f7ff fcd1 	bl	8000e4c <main>
  bx lr
 80014aa:	4770      	bx	lr
  ldr r0, =_sdata
 80014ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80014b4:	08012278 	.word	0x08012278
  ldr r2, =_sbss
 80014b8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80014bc:	20001ed4 	.word	0x20001ed4

080014c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014c0:	e7fe      	b.n	80014c0 <ADC1_2_IRQHandler>
	...

080014c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c8:	4b08      	ldr	r3, [pc, #32]	@ (80014ec <HAL_Init+0x28>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a07      	ldr	r2, [pc, #28]	@ (80014ec <HAL_Init+0x28>)
 80014ce:	f043 0310 	orr.w	r3, r3, #16
 80014d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014d4:	2003      	movs	r0, #3
 80014d6:	f000 f8f5 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014da:	200f      	movs	r0, #15
 80014dc:	f7ff fd72 	bl	8000fc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014e0:	f7ff fd38 	bl	8000f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40022000 	.word	0x40022000

080014f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f4:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_IncTick+0x1c>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <HAL_IncTick+0x20>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4413      	add	r3, r2
 8001500:	4a03      	ldr	r2, [pc, #12]	@ (8001510 <HAL_IncTick+0x20>)
 8001502:	6013      	str	r3, [r2, #0]
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000008 	.word	0x20000008
 8001510:	2000033c 	.word	0x2000033c

08001514 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return uwTick;
 8001518:	4b02      	ldr	r3, [pc, #8]	@ (8001524 <HAL_GetTick+0x10>)
 800151a:	681b      	ldr	r3, [r3, #0]
}
 800151c:	4618      	mov	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr
 8001524:	2000033c 	.word	0x2000033c

08001528 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001530:	f7ff fff0 	bl	8001514 <HAL_GetTick>
 8001534:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001540:	d005      	beq.n	800154e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001542:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <HAL_Delay+0x44>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4413      	add	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800154e:	bf00      	nop
 8001550:	f7ff ffe0 	bl	8001514 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	68fa      	ldr	r2, [r7, #12]
 800155c:	429a      	cmp	r2, r3
 800155e:	d8f7      	bhi.n	8001550 <HAL_Delay+0x28>
  {
  }
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	3710      	adds	r7, #16
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000008 	.word	0x20000008

08001570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800158c:	4013      	ands	r3, r2
 800158e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800159c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015bc:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <__NVIC_GetPriorityGrouping+0x18>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	f003 0307 	and.w	r3, r3, #7
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	db0b      	blt.n	80015fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	f003 021f 	and.w	r2, r3, #31
 80015ec:	4906      	ldr	r1, [pc, #24]	@ (8001608 <__NVIC_EnableIRQ+0x34>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	095b      	lsrs	r3, r3, #5
 80015f4:	2001      	movs	r0, #1
 80015f6:	fa00 f202 	lsl.w	r2, r0, r2
 80015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	e000e100 	.word	0xe000e100

0800160c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	db0a      	blt.n	8001636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	@ (8001658 <__NVIC_SetPriority+0x4c>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	0112      	lsls	r2, r2, #4
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	440b      	add	r3, r1
 8001630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001634:	e00a      	b.n	800164c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4908      	ldr	r1, [pc, #32]	@ (800165c <__NVIC_SetPriority+0x50>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	3b04      	subs	r3, #4
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	440b      	add	r3, r1
 800164a:	761a      	strb	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000e100 	.word	0xe000e100
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	@ 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f1c3 0307 	rsb	r3, r3, #7
 800167a:	2b04      	cmp	r3, #4
 800167c:	bf28      	it	cs
 800167e:	2304      	movcs	r3, #4
 8001680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3304      	adds	r3, #4
 8001686:	2b06      	cmp	r3, #6
 8001688:	d902      	bls.n	8001690 <NVIC_EncodePriority+0x30>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3b03      	subs	r3, #3
 800168e:	e000      	b.n	8001692 <NVIC_EncodePriority+0x32>
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 32ff 	mov.w	r2, #4294967295
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	401a      	ands	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	43d9      	mvns	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	4313      	orrs	r3, r2
         );
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	@ 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff4f 	bl	8001570 <__NVIC_SetPriorityGrouping>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016da:	b580      	push	{r7, lr}
 80016dc:	b086      	sub	sp, #24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	4603      	mov	r3, r0
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016ec:	f7ff ff64 	bl	80015b8 <__NVIC_GetPriorityGrouping>
 80016f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	68b9      	ldr	r1, [r7, #8]
 80016f6:	6978      	ldr	r0, [r7, #20]
 80016f8:	f7ff ffb2 	bl	8001660 <NVIC_EncodePriority>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ff81 	bl	800160c <__NVIC_SetPriority>
}
 800170a:	bf00      	nop
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800171c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff57 	bl	80015d4 <__NVIC_EnableIRQ>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800172e:	b480      	push	{r7}
 8001730:	b085      	sub	sp, #20
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001736:	2300      	movs	r3, #0
 8001738:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001740:	b2db      	uxtb	r3, r3
 8001742:	2b02      	cmp	r3, #2
 8001744:	d008      	beq.n	8001758 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2204      	movs	r2, #4
 800174a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e020      	b.n	800179a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 020e 	bic.w	r2, r2, #14
 8001766:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f022 0201 	bic.w	r2, r2, #1
 8001776:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001780:	2101      	movs	r1, #1
 8001782:	fa01 f202 	lsl.w	r2, r1, r2
 8001786:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001798:	7bfb      	ldrb	r3, [r7, #15]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017ac:	2300      	movs	r3, #0
 80017ae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d005      	beq.n	80017c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2204      	movs	r2, #4
 80017c0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	73fb      	strb	r3, [r7, #15]
 80017c6:	e051      	b.n	800186c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 020e 	bic.w	r2, r2, #14
 80017d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 0201 	bic.w	r2, r2, #1
 80017e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a22      	ldr	r2, [pc, #136]	@ (8001878 <HAL_DMA_Abort_IT+0xd4>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d029      	beq.n	8001846 <HAL_DMA_Abort_IT+0xa2>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a21      	ldr	r2, [pc, #132]	@ (800187c <HAL_DMA_Abort_IT+0xd8>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d022      	beq.n	8001842 <HAL_DMA_Abort_IT+0x9e>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1f      	ldr	r2, [pc, #124]	@ (8001880 <HAL_DMA_Abort_IT+0xdc>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d01a      	beq.n	800183c <HAL_DMA_Abort_IT+0x98>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a1e      	ldr	r2, [pc, #120]	@ (8001884 <HAL_DMA_Abort_IT+0xe0>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d012      	beq.n	8001836 <HAL_DMA_Abort_IT+0x92>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a1c      	ldr	r2, [pc, #112]	@ (8001888 <HAL_DMA_Abort_IT+0xe4>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d00a      	beq.n	8001830 <HAL_DMA_Abort_IT+0x8c>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a1b      	ldr	r2, [pc, #108]	@ (800188c <HAL_DMA_Abort_IT+0xe8>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d102      	bne.n	800182a <HAL_DMA_Abort_IT+0x86>
 8001824:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001828:	e00e      	b.n	8001848 <HAL_DMA_Abort_IT+0xa4>
 800182a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800182e:	e00b      	b.n	8001848 <HAL_DMA_Abort_IT+0xa4>
 8001830:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001834:	e008      	b.n	8001848 <HAL_DMA_Abort_IT+0xa4>
 8001836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800183a:	e005      	b.n	8001848 <HAL_DMA_Abort_IT+0xa4>
 800183c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001840:	e002      	b.n	8001848 <HAL_DMA_Abort_IT+0xa4>
 8001842:	2310      	movs	r3, #16
 8001844:	e000      	b.n	8001848 <HAL_DMA_Abort_IT+0xa4>
 8001846:	2301      	movs	r3, #1
 8001848:	4a11      	ldr	r2, [pc, #68]	@ (8001890 <HAL_DMA_Abort_IT+0xec>)
 800184a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2201      	movs	r2, #1
 8001850:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001860:	2b00      	cmp	r3, #0
 8001862:	d003      	beq.n	800186c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	4798      	blx	r3
    } 
  }
  return status;
 800186c:	7bfb      	ldrb	r3, [r7, #15]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40020008 	.word	0x40020008
 800187c:	4002001c 	.word	0x4002001c
 8001880:	40020030 	.word	0x40020030
 8001884:	40020044 	.word	0x40020044
 8001888:	40020058 	.word	0x40020058
 800188c:	4002006c 	.word	0x4002006c
 8001890:	40020000 	.word	0x40020000

08001894 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001894:	b480      	push	{r7}
 8001896:	b08b      	sub	sp, #44	@ 0x2c
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800189e:	2300      	movs	r3, #0
 80018a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a6:	e169      	b.n	8001b7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018a8:	2201      	movs	r2, #1
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	69fa      	ldr	r2, [r7, #28]
 80018b8:	4013      	ands	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	f040 8158 	bne.w	8001b76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	4a9a      	ldr	r2, [pc, #616]	@ (8001b34 <HAL_GPIO_Init+0x2a0>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d05e      	beq.n	800198e <HAL_GPIO_Init+0xfa>
 80018d0:	4a98      	ldr	r2, [pc, #608]	@ (8001b34 <HAL_GPIO_Init+0x2a0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d875      	bhi.n	80019c2 <HAL_GPIO_Init+0x12e>
 80018d6:	4a98      	ldr	r2, [pc, #608]	@ (8001b38 <HAL_GPIO_Init+0x2a4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d058      	beq.n	800198e <HAL_GPIO_Init+0xfa>
 80018dc:	4a96      	ldr	r2, [pc, #600]	@ (8001b38 <HAL_GPIO_Init+0x2a4>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d86f      	bhi.n	80019c2 <HAL_GPIO_Init+0x12e>
 80018e2:	4a96      	ldr	r2, [pc, #600]	@ (8001b3c <HAL_GPIO_Init+0x2a8>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d052      	beq.n	800198e <HAL_GPIO_Init+0xfa>
 80018e8:	4a94      	ldr	r2, [pc, #592]	@ (8001b3c <HAL_GPIO_Init+0x2a8>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d869      	bhi.n	80019c2 <HAL_GPIO_Init+0x12e>
 80018ee:	4a94      	ldr	r2, [pc, #592]	@ (8001b40 <HAL_GPIO_Init+0x2ac>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d04c      	beq.n	800198e <HAL_GPIO_Init+0xfa>
 80018f4:	4a92      	ldr	r2, [pc, #584]	@ (8001b40 <HAL_GPIO_Init+0x2ac>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d863      	bhi.n	80019c2 <HAL_GPIO_Init+0x12e>
 80018fa:	4a92      	ldr	r2, [pc, #584]	@ (8001b44 <HAL_GPIO_Init+0x2b0>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d046      	beq.n	800198e <HAL_GPIO_Init+0xfa>
 8001900:	4a90      	ldr	r2, [pc, #576]	@ (8001b44 <HAL_GPIO_Init+0x2b0>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d85d      	bhi.n	80019c2 <HAL_GPIO_Init+0x12e>
 8001906:	2b12      	cmp	r3, #18
 8001908:	d82a      	bhi.n	8001960 <HAL_GPIO_Init+0xcc>
 800190a:	2b12      	cmp	r3, #18
 800190c:	d859      	bhi.n	80019c2 <HAL_GPIO_Init+0x12e>
 800190e:	a201      	add	r2, pc, #4	@ (adr r2, 8001914 <HAL_GPIO_Init+0x80>)
 8001910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001914:	0800198f 	.word	0x0800198f
 8001918:	08001969 	.word	0x08001969
 800191c:	0800197b 	.word	0x0800197b
 8001920:	080019bd 	.word	0x080019bd
 8001924:	080019c3 	.word	0x080019c3
 8001928:	080019c3 	.word	0x080019c3
 800192c:	080019c3 	.word	0x080019c3
 8001930:	080019c3 	.word	0x080019c3
 8001934:	080019c3 	.word	0x080019c3
 8001938:	080019c3 	.word	0x080019c3
 800193c:	080019c3 	.word	0x080019c3
 8001940:	080019c3 	.word	0x080019c3
 8001944:	080019c3 	.word	0x080019c3
 8001948:	080019c3 	.word	0x080019c3
 800194c:	080019c3 	.word	0x080019c3
 8001950:	080019c3 	.word	0x080019c3
 8001954:	080019c3 	.word	0x080019c3
 8001958:	08001971 	.word	0x08001971
 800195c:	08001985 	.word	0x08001985
 8001960:	4a79      	ldr	r2, [pc, #484]	@ (8001b48 <HAL_GPIO_Init+0x2b4>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d013      	beq.n	800198e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001966:	e02c      	b.n	80019c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	623b      	str	r3, [r7, #32]
          break;
 800196e:	e029      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	3304      	adds	r3, #4
 8001976:	623b      	str	r3, [r7, #32]
          break;
 8001978:	e024      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	3308      	adds	r3, #8
 8001980:	623b      	str	r3, [r7, #32]
          break;
 8001982:	e01f      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	330c      	adds	r3, #12
 800198a:	623b      	str	r3, [r7, #32]
          break;
 800198c:	e01a      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d102      	bne.n	800199c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001996:	2304      	movs	r3, #4
 8001998:	623b      	str	r3, [r7, #32]
          break;
 800199a:	e013      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d105      	bne.n	80019b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019a4:	2308      	movs	r3, #8
 80019a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	611a      	str	r2, [r3, #16]
          break;
 80019ae:	e009      	b.n	80019c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019b0:	2308      	movs	r3, #8
 80019b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69fa      	ldr	r2, [r7, #28]
 80019b8:	615a      	str	r2, [r3, #20]
          break;
 80019ba:	e003      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019bc:	2300      	movs	r3, #0
 80019be:	623b      	str	r3, [r7, #32]
          break;
 80019c0:	e000      	b.n	80019c4 <HAL_GPIO_Init+0x130>
          break;
 80019c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	2bff      	cmp	r3, #255	@ 0xff
 80019c8:	d801      	bhi.n	80019ce <HAL_GPIO_Init+0x13a>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	e001      	b.n	80019d2 <HAL_GPIO_Init+0x13e>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	3304      	adds	r3, #4
 80019d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	2bff      	cmp	r3, #255	@ 0xff
 80019d8:	d802      	bhi.n	80019e0 <HAL_GPIO_Init+0x14c>
 80019da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	e002      	b.n	80019e6 <HAL_GPIO_Init+0x152>
 80019e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e2:	3b08      	subs	r3, #8
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	210f      	movs	r1, #15
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	fa01 f303 	lsl.w	r3, r1, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	401a      	ands	r2, r3
 80019f8:	6a39      	ldr	r1, [r7, #32]
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001a00:	431a      	orrs	r2, r3
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f000 80b1 	beq.w	8001b76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a14:	4b4d      	ldr	r3, [pc, #308]	@ (8001b4c <HAL_GPIO_Init+0x2b8>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a4c      	ldr	r2, [pc, #304]	@ (8001b4c <HAL_GPIO_Init+0x2b8>)
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b4a      	ldr	r3, [pc, #296]	@ (8001b4c <HAL_GPIO_Init+0x2b8>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a2c:	4a48      	ldr	r2, [pc, #288]	@ (8001b50 <HAL_GPIO_Init+0x2bc>)
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	089b      	lsrs	r3, r3, #2
 8001a32:	3302      	adds	r3, #2
 8001a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	220f      	movs	r2, #15
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a40      	ldr	r2, [pc, #256]	@ (8001b54 <HAL_GPIO_Init+0x2c0>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d013      	beq.n	8001a80 <HAL_GPIO_Init+0x1ec>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a3f      	ldr	r2, [pc, #252]	@ (8001b58 <HAL_GPIO_Init+0x2c4>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d00d      	beq.n	8001a7c <HAL_GPIO_Init+0x1e8>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a3e      	ldr	r2, [pc, #248]	@ (8001b5c <HAL_GPIO_Init+0x2c8>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d007      	beq.n	8001a78 <HAL_GPIO_Init+0x1e4>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a3d      	ldr	r2, [pc, #244]	@ (8001b60 <HAL_GPIO_Init+0x2cc>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d101      	bne.n	8001a74 <HAL_GPIO_Init+0x1e0>
 8001a70:	2303      	movs	r3, #3
 8001a72:	e006      	b.n	8001a82 <HAL_GPIO_Init+0x1ee>
 8001a74:	2304      	movs	r3, #4
 8001a76:	e004      	b.n	8001a82 <HAL_GPIO_Init+0x1ee>
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e002      	b.n	8001a82 <HAL_GPIO_Init+0x1ee>
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e000      	b.n	8001a82 <HAL_GPIO_Init+0x1ee>
 8001a80:	2300      	movs	r3, #0
 8001a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a84:	f002 0203 	and.w	r2, r2, #3
 8001a88:	0092      	lsls	r2, r2, #2
 8001a8a:	4093      	lsls	r3, r2
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a92:	492f      	ldr	r1, [pc, #188]	@ (8001b50 <HAL_GPIO_Init+0x2bc>)
 8001a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a96:	089b      	lsrs	r3, r3, #2
 8001a98:	3302      	adds	r3, #2
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d006      	beq.n	8001aba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001aac:	4b2d      	ldr	r3, [pc, #180]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	492c      	ldr	r1, [pc, #176]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	608b      	str	r3, [r1, #8]
 8001ab8:	e006      	b.n	8001ac8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001aba:	4b2a      	ldr	r3, [pc, #168]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	4928      	ldr	r1, [pc, #160]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d006      	beq.n	8001ae2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ad4:	4b23      	ldr	r3, [pc, #140]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001ad6:	68da      	ldr	r2, [r3, #12]
 8001ad8:	4922      	ldr	r1, [pc, #136]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	60cb      	str	r3, [r1, #12]
 8001ae0:	e006      	b.n	8001af0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ae2:	4b20      	ldr	r3, [pc, #128]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	69bb      	ldr	r3, [r7, #24]
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	491e      	ldr	r1, [pc, #120]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001aec:	4013      	ands	r3, r2
 8001aee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d006      	beq.n	8001b0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001afc:	4b19      	ldr	r3, [pc, #100]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001afe:	685a      	ldr	r2, [r3, #4]
 8001b00:	4918      	ldr	r1, [pc, #96]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
 8001b08:	e006      	b.n	8001b18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b0a:	4b16      	ldr	r3, [pc, #88]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	43db      	mvns	r3, r3
 8001b12:	4914      	ldr	r1, [pc, #80]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d021      	beq.n	8001b68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b24:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	490e      	ldr	r1, [pc, #56]	@ (8001b64 <HAL_GPIO_Init+0x2d0>)
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	600b      	str	r3, [r1, #0]
 8001b30:	e021      	b.n	8001b76 <HAL_GPIO_Init+0x2e2>
 8001b32:	bf00      	nop
 8001b34:	10320000 	.word	0x10320000
 8001b38:	10310000 	.word	0x10310000
 8001b3c:	10220000 	.word	0x10220000
 8001b40:	10210000 	.word	0x10210000
 8001b44:	10120000 	.word	0x10120000
 8001b48:	10110000 	.word	0x10110000
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40010000 	.word	0x40010000
 8001b54:	40010800 	.word	0x40010800
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	40011000 	.word	0x40011000
 8001b60:	40011400 	.word	0x40011400
 8001b64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <HAL_GPIO_Init+0x304>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	4909      	ldr	r1, [pc, #36]	@ (8001b98 <HAL_GPIO_Init+0x304>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	3301      	adds	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b82:	fa22 f303 	lsr.w	r3, r2, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f47f ae8e 	bne.w	80018a8 <HAL_GPIO_Init+0x14>
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	bf00      	nop
 8001b90:	372c      	adds	r7, #44	@ 0x2c
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	40010400 	.word	0x40010400

08001b9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	887b      	ldrh	r3, [r7, #2]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d002      	beq.n	8001bba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
 8001bb8:	e001      	b.n	8001bbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	807b      	strh	r3, [r7, #2]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bda:	787b      	ldrb	r3, [r7, #1]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d003      	beq.n	8001be8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001be0:	887a      	ldrh	r2, [r7, #2]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001be6:	e003      	b.n	8001bf0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	041a      	lsls	r2, r3, #16
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	611a      	str	r2, [r3, #16]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
	...

08001bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e272      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 8087 	beq.w	8001d2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c1c:	4b92      	ldr	r3, [pc, #584]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 030c 	and.w	r3, r3, #12
 8001c24:	2b04      	cmp	r3, #4
 8001c26:	d00c      	beq.n	8001c42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c28:	4b8f      	ldr	r3, [pc, #572]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 030c 	and.w	r3, r3, #12
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	d112      	bne.n	8001c5a <HAL_RCC_OscConfig+0x5e>
 8001c34:	4b8c      	ldr	r3, [pc, #560]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c40:	d10b      	bne.n	8001c5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c42:	4b89      	ldr	r3, [pc, #548]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d06c      	beq.n	8001d28 <HAL_RCC_OscConfig+0x12c>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d168      	bne.n	8001d28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e24c      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c62:	d106      	bne.n	8001c72 <HAL_RCC_OscConfig+0x76>
 8001c64:	4b80      	ldr	r3, [pc, #512]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a7f      	ldr	r2, [pc, #508]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c6e:	6013      	str	r3, [r2, #0]
 8001c70:	e02e      	b.n	8001cd0 <HAL_RCC_OscConfig+0xd4>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d10c      	bne.n	8001c94 <HAL_RCC_OscConfig+0x98>
 8001c7a:	4b7b      	ldr	r3, [pc, #492]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	4b78      	ldr	r3, [pc, #480]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a77      	ldr	r2, [pc, #476]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	e01d      	b.n	8001cd0 <HAL_RCC_OscConfig+0xd4>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c9c:	d10c      	bne.n	8001cb8 <HAL_RCC_OscConfig+0xbc>
 8001c9e:	4b72      	ldr	r3, [pc, #456]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a71      	ldr	r2, [pc, #452]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	4b6f      	ldr	r3, [pc, #444]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a6e      	ldr	r2, [pc, #440]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	e00b      	b.n	8001cd0 <HAL_RCC_OscConfig+0xd4>
 8001cb8:	4b6b      	ldr	r3, [pc, #428]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a6a      	ldr	r2, [pc, #424]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	4b68      	ldr	r3, [pc, #416]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a67      	ldr	r2, [pc, #412]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d013      	beq.n	8001d00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7ff fc1c 	bl	8001514 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce0:	f7ff fc18 	bl	8001514 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b64      	cmp	r3, #100	@ 0x64
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e200      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0xe4>
 8001cfe:	e014      	b.n	8001d2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d00:	f7ff fc08 	bl	8001514 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d08:	f7ff fc04 	bl	8001514 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b64      	cmp	r3, #100	@ 0x64
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e1ec      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d1a:	4b53      	ldr	r3, [pc, #332]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f0      	bne.n	8001d08 <HAL_RCC_OscConfig+0x10c>
 8001d26:	e000      	b.n	8001d2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d063      	beq.n	8001dfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d36:	4b4c      	ldr	r3, [pc, #304]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 030c 	and.w	r3, r3, #12
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00b      	beq.n	8001d5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d42:	4b49      	ldr	r3, [pc, #292]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d11c      	bne.n	8001d88 <HAL_RCC_OscConfig+0x18c>
 8001d4e:	4b46      	ldr	r3, [pc, #280]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d116      	bne.n	8001d88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d5a:	4b43      	ldr	r3, [pc, #268]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d005      	beq.n	8001d72 <HAL_RCC_OscConfig+0x176>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d001      	beq.n	8001d72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e1c0      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d72:	4b3d      	ldr	r3, [pc, #244]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	4939      	ldr	r1, [pc, #228]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d86:	e03a      	b.n	8001dfe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d020      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d90:	4b36      	ldr	r3, [pc, #216]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d96:	f7ff fbbd 	bl	8001514 <HAL_GetTick>
 8001d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d9c:	e008      	b.n	8001db0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d9e:	f7ff fbb9 	bl	8001514 <HAL_GetTick>
 8001da2:	4602      	mov	r2, r0
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e1a1      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db0:	4b2d      	ldr	r3, [pc, #180]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0f0      	beq.n	8001d9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	4927      	ldr	r1, [pc, #156]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]
 8001dd0:	e015      	b.n	8001dfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dd2:	4b26      	ldr	r3, [pc, #152]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd8:	f7ff fb9c 	bl	8001514 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001de0:	f7ff fb98 	bl	8001514 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e180      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f0      	bne.n	8001de0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d03a      	beq.n	8001e80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d019      	beq.n	8001e46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e12:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <HAL_RCC_OscConfig+0x274>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e18:	f7ff fb7c 	bl	8001514 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e20:	f7ff fb78 	bl	8001514 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e160      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e32:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d0f0      	beq.n	8001e20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e3e:	2001      	movs	r0, #1
 8001e40:	f000 fafe 	bl	8002440 <RCC_Delay>
 8001e44:	e01c      	b.n	8001e80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e46:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <HAL_RCC_OscConfig+0x274>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e4c:	f7ff fb62 	bl	8001514 <HAL_GetTick>
 8001e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e52:	e00f      	b.n	8001e74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e54:	f7ff fb5e 	bl	8001514 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d908      	bls.n	8001e74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e146      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	42420000 	.word	0x42420000
 8001e70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e74:	4b92      	ldr	r3, [pc, #584]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1e9      	bne.n	8001e54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80a6 	beq.w	8001fda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e92:	4b8b      	ldr	r3, [pc, #556]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10d      	bne.n	8001eba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	4b88      	ldr	r3, [pc, #544]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	4a87      	ldr	r2, [pc, #540]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea8:	61d3      	str	r3, [r2, #28]
 8001eaa:	4b85      	ldr	r3, [pc, #532]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eba:	4b82      	ldr	r3, [pc, #520]	@ (80020c4 <HAL_RCC_OscConfig+0x4c8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d118      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80020c4 <HAL_RCC_OscConfig+0x4c8>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a7e      	ldr	r2, [pc, #504]	@ (80020c4 <HAL_RCC_OscConfig+0x4c8>)
 8001ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ed2:	f7ff fb1f 	bl	8001514 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eda:	f7ff fb1b 	bl	8001514 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b64      	cmp	r3, #100	@ 0x64
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e103      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eec:	4b75      	ldr	r3, [pc, #468]	@ (80020c4 <HAL_RCC_OscConfig+0x4c8>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f0      	beq.n	8001eda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d106      	bne.n	8001f0e <HAL_RCC_OscConfig+0x312>
 8001f00:	4b6f      	ldr	r3, [pc, #444]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	4a6e      	ldr	r2, [pc, #440]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	6213      	str	r3, [r2, #32]
 8001f0c:	e02d      	b.n	8001f6a <HAL_RCC_OscConfig+0x36e>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d10c      	bne.n	8001f30 <HAL_RCC_OscConfig+0x334>
 8001f16:	4b6a      	ldr	r3, [pc, #424]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	4a69      	ldr	r2, [pc, #420]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f1c:	f023 0301 	bic.w	r3, r3, #1
 8001f20:	6213      	str	r3, [r2, #32]
 8001f22:	4b67      	ldr	r3, [pc, #412]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	4a66      	ldr	r2, [pc, #408]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f28:	f023 0304 	bic.w	r3, r3, #4
 8001f2c:	6213      	str	r3, [r2, #32]
 8001f2e:	e01c      	b.n	8001f6a <HAL_RCC_OscConfig+0x36e>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	d10c      	bne.n	8001f52 <HAL_RCC_OscConfig+0x356>
 8001f38:	4b61      	ldr	r3, [pc, #388]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	4a60      	ldr	r2, [pc, #384]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f3e:	f043 0304 	orr.w	r3, r3, #4
 8001f42:	6213      	str	r3, [r2, #32]
 8001f44:	4b5e      	ldr	r3, [pc, #376]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	4a5d      	ldr	r2, [pc, #372]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	6213      	str	r3, [r2, #32]
 8001f50:	e00b      	b.n	8001f6a <HAL_RCC_OscConfig+0x36e>
 8001f52:	4b5b      	ldr	r3, [pc, #364]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	4a5a      	ldr	r2, [pc, #360]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f58:	f023 0301 	bic.w	r3, r3, #1
 8001f5c:	6213      	str	r3, [r2, #32]
 8001f5e:	4b58      	ldr	r3, [pc, #352]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	4a57      	ldr	r2, [pc, #348]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	f023 0304 	bic.w	r3, r3, #4
 8001f68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d015      	beq.n	8001f9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f72:	f7ff facf 	bl	8001514 <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f78:	e00a      	b.n	8001f90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f7a:	f7ff facb 	bl	8001514 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e0b1      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f90:	4b4b      	ldr	r3, [pc, #300]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0ee      	beq.n	8001f7a <HAL_RCC_OscConfig+0x37e>
 8001f9c:	e014      	b.n	8001fc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9e:	f7ff fab9 	bl	8001514 <HAL_GetTick>
 8001fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa4:	e00a      	b.n	8001fbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa6:	f7ff fab5 	bl	8001514 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e09b      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fbc:	4b40      	ldr	r3, [pc, #256]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fbe:	6a1b      	ldr	r3, [r3, #32]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1ee      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fc8:	7dfb      	ldrb	r3, [r7, #23]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d105      	bne.n	8001fda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fce:	4b3c      	ldr	r3, [pc, #240]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	4a3b      	ldr	r2, [pc, #236]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 8087 	beq.w	80020f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fe4:	4b36      	ldr	r3, [pc, #216]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f003 030c 	and.w	r3, r3, #12
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d061      	beq.n	80020b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d146      	bne.n	8002086 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff8:	4b33      	ldr	r3, [pc, #204]	@ (80020c8 <HAL_RCC_OscConfig+0x4cc>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffe:	f7ff fa89 	bl	8001514 <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002006:	f7ff fa85 	bl	8001514 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e06d      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002018:	4b29      	ldr	r3, [pc, #164]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1f0      	bne.n	8002006 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800202c:	d108      	bne.n	8002040 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800202e:	4b24      	ldr	r3, [pc, #144]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	4921      	ldr	r1, [pc, #132]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 800203c:	4313      	orrs	r3, r2
 800203e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002040:	4b1f      	ldr	r3, [pc, #124]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a19      	ldr	r1, [r3, #32]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	430b      	orrs	r3, r1
 8002052:	491b      	ldr	r1, [pc, #108]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 8002054:	4313      	orrs	r3, r2
 8002056:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002058:	4b1b      	ldr	r3, [pc, #108]	@ (80020c8 <HAL_RCC_OscConfig+0x4cc>)
 800205a:	2201      	movs	r2, #1
 800205c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205e:	f7ff fa59 	bl	8001514 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002066:	f7ff fa55 	bl	8001514 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e03d      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002078:	4b11      	ldr	r3, [pc, #68]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x46a>
 8002084:	e035      	b.n	80020f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002086:	4b10      	ldr	r3, [pc, #64]	@ (80020c8 <HAL_RCC_OscConfig+0x4cc>)
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fa42 	bl	8001514 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002094:	f7ff fa3e 	bl	8001514 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e026      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <HAL_RCC_OscConfig+0x4c4>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x498>
 80020b2:	e01e      	b.n	80020f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69db      	ldr	r3, [r3, #28]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d107      	bne.n	80020cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e019      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40007000 	.word	0x40007000
 80020c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020cc:	4b0b      	ldr	r3, [pc, #44]	@ (80020fc <HAL_RCC_OscConfig+0x500>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d106      	bne.n	80020ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d001      	beq.n	80020f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000

08002100 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e0d0      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002114:	4b6a      	ldr	r3, [pc, #424]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d910      	bls.n	8002144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002122:	4b67      	ldr	r3, [pc, #412]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 0207 	bic.w	r2, r3, #7
 800212a:	4965      	ldr	r1, [pc, #404]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002132:	4b63      	ldr	r3, [pc, #396]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d001      	beq.n	8002144 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0b8      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d020      	beq.n	8002192 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d005      	beq.n	8002168 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800215c:	4b59      	ldr	r3, [pc, #356]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	4a58      	ldr	r2, [pc, #352]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002166:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0308 	and.w	r3, r3, #8
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002174:	4b53      	ldr	r3, [pc, #332]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	4a52      	ldr	r2, [pc, #328]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800217e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002180:	4b50      	ldr	r3, [pc, #320]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	494d      	ldr	r1, [pc, #308]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800218e:	4313      	orrs	r3, r2
 8002190:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b00      	cmp	r3, #0
 800219c:	d040      	beq.n	8002220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d107      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a6:	4b47      	ldr	r3, [pc, #284]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d115      	bne.n	80021de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e07f      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d107      	bne.n	80021ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021be:	4b41      	ldr	r3, [pc, #260]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d109      	bne.n	80021de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e073      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ce:	4b3d      	ldr	r3, [pc, #244]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e06b      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021de:	4b39      	ldr	r3, [pc, #228]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f023 0203 	bic.w	r2, r3, #3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4936      	ldr	r1, [pc, #216]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021f0:	f7ff f990 	bl	8001514 <HAL_GetTick>
 80021f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f6:	e00a      	b.n	800220e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f8:	f7ff f98c 	bl	8001514 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002206:	4293      	cmp	r3, r2
 8002208:	d901      	bls.n	800220e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e053      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800220e:	4b2d      	ldr	r3, [pc, #180]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 020c 	and.w	r2, r3, #12
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	429a      	cmp	r2, r3
 800221e:	d1eb      	bne.n	80021f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002220:	4b27      	ldr	r3, [pc, #156]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d210      	bcs.n	8002250 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222e:	4b24      	ldr	r3, [pc, #144]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f023 0207 	bic.w	r2, r3, #7
 8002236:	4922      	ldr	r1, [pc, #136]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223e:	4b20      	ldr	r3, [pc, #128]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d001      	beq.n	8002250 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e032      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b00      	cmp	r3, #0
 800225a:	d008      	beq.n	800226e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800225c:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	4916      	ldr	r1, [pc, #88]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	4313      	orrs	r3, r2
 800226c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0308 	and.w	r3, r3, #8
 8002276:	2b00      	cmp	r3, #0
 8002278:	d009      	beq.n	800228e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800227a:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	490e      	ldr	r1, [pc, #56]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 800228a:	4313      	orrs	r3, r2
 800228c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800228e:	f000 f821 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 8002292:	4602      	mov	r2, r0
 8002294:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	091b      	lsrs	r3, r3, #4
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	490a      	ldr	r1, [pc, #40]	@ (80022c8 <HAL_RCC_ClockConfig+0x1c8>)
 80022a0:	5ccb      	ldrb	r3, [r1, r3]
 80022a2:	fa22 f303 	lsr.w	r3, r2, r3
 80022a6:	4a09      	ldr	r2, [pc, #36]	@ (80022cc <HAL_RCC_ClockConfig+0x1cc>)
 80022a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022aa:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <HAL_RCC_ClockConfig+0x1d0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7fe fe88 	bl	8000fc4 <HAL_InitTick>

  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40022000 	.word	0x40022000
 80022c4:	40021000 	.word	0x40021000
 80022c8:	0800de30 	.word	0x0800de30
 80022cc:	20000000 	.word	0x20000000
 80022d0:	20000004 	.word	0x20000004

080022d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b087      	sub	sp, #28
 80022d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	2300      	movs	r3, #0
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	2300      	movs	r3, #0
 80022e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x94>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 030c 	and.w	r3, r3, #12
 80022fa:	2b04      	cmp	r3, #4
 80022fc:	d002      	beq.n	8002304 <HAL_RCC_GetSysClockFreq+0x30>
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d003      	beq.n	800230a <HAL_RCC_GetSysClockFreq+0x36>
 8002302:	e027      	b.n	8002354 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002304:	4b19      	ldr	r3, [pc, #100]	@ (800236c <HAL_RCC_GetSysClockFreq+0x98>)
 8002306:	613b      	str	r3, [r7, #16]
      break;
 8002308:	e027      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	0c9b      	lsrs	r3, r3, #18
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	4a17      	ldr	r2, [pc, #92]	@ (8002370 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002314:	5cd3      	ldrb	r3, [r2, r3]
 8002316:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d010      	beq.n	8002344 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002322:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x94>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	0c5b      	lsrs	r3, r3, #17
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	4a11      	ldr	r2, [pc, #68]	@ (8002374 <HAL_RCC_GetSysClockFreq+0xa0>)
 800232e:	5cd3      	ldrb	r3, [r2, r3]
 8002330:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a0d      	ldr	r2, [pc, #52]	@ (800236c <HAL_RCC_GetSysClockFreq+0x98>)
 8002336:	fb03 f202 	mul.w	r2, r3, r2
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	e004      	b.n	800234e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a0c      	ldr	r2, [pc, #48]	@ (8002378 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002348:	fb02 f303 	mul.w	r3, r2, r3
 800234c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	613b      	str	r3, [r7, #16]
      break;
 8002352:	e002      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <HAL_RCC_GetSysClockFreq+0x98>)
 8002356:	613b      	str	r3, [r7, #16]
      break;
 8002358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800235a:	693b      	ldr	r3, [r7, #16]
}
 800235c:	4618      	mov	r0, r3
 800235e:	371c      	adds	r7, #28
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	40021000 	.word	0x40021000
 800236c:	007a1200 	.word	0x007a1200
 8002370:	0800de48 	.word	0x0800de48
 8002374:	0800de58 	.word	0x0800de58
 8002378:	003d0900 	.word	0x003d0900

0800237c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002380:	4b02      	ldr	r3, [pc, #8]	@ (800238c <HAL_RCC_GetHCLKFreq+0x10>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	20000000 	.word	0x20000000

08002390 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002394:	f7ff fff2 	bl	800237c <HAL_RCC_GetHCLKFreq>
 8002398:	4602      	mov	r2, r0
 800239a:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	0a1b      	lsrs	r3, r3, #8
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	4903      	ldr	r1, [pc, #12]	@ (80023b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023a6:	5ccb      	ldrb	r3, [r1, r3]
 80023a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40021000 	.word	0x40021000
 80023b4:	0800de40 	.word	0x0800de40

080023b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023bc:	f7ff ffde 	bl	800237c <HAL_RCC_GetHCLKFreq>
 80023c0:	4602      	mov	r2, r0
 80023c2:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	0adb      	lsrs	r3, r3, #11
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	4903      	ldr	r1, [pc, #12]	@ (80023dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80023ce:	5ccb      	ldrb	r3, [r1, r3]
 80023d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40021000 	.word	0x40021000
 80023dc:	0800de40 	.word	0x0800de40

080023e0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	220f      	movs	r2, #15
 80023ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80023f0:	4b11      	ldr	r3, [pc, #68]	@ (8002438 <HAL_RCC_GetClockConfig+0x58>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 0203 	and.w	r2, r3, #3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80023fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002438 <HAL_RCC_GetClockConfig+0x58>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002408:	4b0b      	ldr	r3, [pc, #44]	@ (8002438 <HAL_RCC_GetClockConfig+0x58>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002414:	4b08      	ldr	r3, [pc, #32]	@ (8002438 <HAL_RCC_GetClockConfig+0x58>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	08db      	lsrs	r3, r3, #3
 800241a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002422:	4b06      	ldr	r3, [pc, #24]	@ (800243c <HAL_RCC_GetClockConfig+0x5c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0207 	and.w	r2, r3, #7
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr
 8002438:	40021000 	.word	0x40021000
 800243c:	40022000 	.word	0x40022000

08002440 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002448:	4b0a      	ldr	r3, [pc, #40]	@ (8002474 <RCC_Delay+0x34>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0a      	ldr	r2, [pc, #40]	@ (8002478 <RCC_Delay+0x38>)
 800244e:	fba2 2303 	umull	r2, r3, r2, r3
 8002452:	0a5b      	lsrs	r3, r3, #9
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	fb02 f303 	mul.w	r3, r2, r3
 800245a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800245c:	bf00      	nop
  }
  while (Delay --);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1e5a      	subs	r2, r3, #1
 8002462:	60fa      	str	r2, [r7, #12]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1f9      	bne.n	800245c <RCC_Delay+0x1c>
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	20000000 	.word	0x20000000
 8002478:	10624dd3 	.word	0x10624dd3

0800247c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e041      	b.n	8002512 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d106      	bne.n	80024a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f839 	bl	800251a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2202      	movs	r2, #2
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	4619      	mov	r1, r3
 80024ba:	4610      	mov	r0, r2
 80024bc:	f000 f9b4 	bl	8002828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	bc80      	pop	{r7}
 800252a:	4770      	bx	lr

0800252c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b01      	cmp	r3, #1
 800253e:	d001      	beq.n	8002544 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e03a      	b.n	80025ba <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2202      	movs	r2, #2
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 0201 	orr.w	r2, r2, #1
 800255a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a18      	ldr	r2, [pc, #96]	@ (80025c4 <HAL_TIM_Base_Start_IT+0x98>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d00e      	beq.n	8002584 <HAL_TIM_Base_Start_IT+0x58>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800256e:	d009      	beq.n	8002584 <HAL_TIM_Base_Start_IT+0x58>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a14      	ldr	r2, [pc, #80]	@ (80025c8 <HAL_TIM_Base_Start_IT+0x9c>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d004      	beq.n	8002584 <HAL_TIM_Base_Start_IT+0x58>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a13      	ldr	r2, [pc, #76]	@ (80025cc <HAL_TIM_Base_Start_IT+0xa0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d111      	bne.n	80025a8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2b06      	cmp	r3, #6
 8002594:	d010      	beq.n	80025b8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f042 0201 	orr.w	r2, r2, #1
 80025a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a6:	e007      	b.n	80025b8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr
 80025c4:	40012c00 	.word	0x40012c00
 80025c8:	40000400 	.word	0x40000400
 80025cc:	40000800 	.word	0x40000800

080025d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d122      	bne.n	800262c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d11b      	bne.n	800262c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f06f 0202 	mvn.w	r2, #2
 80025fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	f003 0303 	and.w	r3, r3, #3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 f8ed 	bl	80027f2 <HAL_TIM_IC_CaptureCallback>
 8002618:	e005      	b.n	8002626 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f8e0 	bl	80027e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f8ef 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b04      	cmp	r3, #4
 8002638:	d122      	bne.n	8002680 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b04      	cmp	r3, #4
 8002646:	d11b      	bne.n	8002680 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f06f 0204 	mvn.w	r2, #4
 8002650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2202      	movs	r2, #2
 8002656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f8c3 	bl	80027f2 <HAL_TIM_IC_CaptureCallback>
 800266c:	e005      	b.n	800267a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f8b6 	bl	80027e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 f8c5 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	f003 0308 	and.w	r3, r3, #8
 800268a:	2b08      	cmp	r3, #8
 800268c:	d122      	bne.n	80026d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b08      	cmp	r3, #8
 800269a:	d11b      	bne.n	80026d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f06f 0208 	mvn.w	r2, #8
 80026a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2204      	movs	r2, #4
 80026aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	f003 0303 	and.w	r3, r3, #3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f899 	bl	80027f2 <HAL_TIM_IC_CaptureCallback>
 80026c0:	e005      	b.n	80026ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f88c 	bl	80027e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 f89b 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	f003 0310 	and.w	r3, r3, #16
 80026de:	2b10      	cmp	r3, #16
 80026e0:	d122      	bne.n	8002728 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	f003 0310 	and.w	r3, r3, #16
 80026ec:	2b10      	cmp	r3, #16
 80026ee:	d11b      	bne.n	8002728 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f06f 0210 	mvn.w	r2, #16
 80026f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2208      	movs	r2, #8
 80026fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 f86f 	bl	80027f2 <HAL_TIM_IC_CaptureCallback>
 8002714:	e005      	b.n	8002722 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 f862 	bl	80027e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f000 f871 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b01      	cmp	r3, #1
 8002734:	d10e      	bne.n	8002754 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b01      	cmp	r3, #1
 8002742:	d107      	bne.n	8002754 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f06f 0201 	mvn.w	r2, #1
 800274c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f7fe fbe8 	bl	8000f24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800275e:	2b80      	cmp	r3, #128	@ 0x80
 8002760:	d10e      	bne.n	8002780 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800276c:	2b80      	cmp	r3, #128	@ 0x80
 800276e:	d107      	bne.n	8002780 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f8bf 	bl	80028fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800278a:	2b40      	cmp	r3, #64	@ 0x40
 800278c:	d10e      	bne.n	80027ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002798:	2b40      	cmp	r3, #64	@ 0x40
 800279a:	d107      	bne.n	80027ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80027a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f835 	bl	8002816 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f003 0320 	and.w	r3, r3, #32
 80027b6:	2b20      	cmp	r3, #32
 80027b8:	d10e      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	f003 0320 	and.w	r3, r3, #32
 80027c4:	2b20      	cmp	r3, #32
 80027c6:	d107      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f06f 0220 	mvn.w	r2, #32
 80027d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f88a 	bl	80028ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr

080027f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr

08002804 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr

08002816 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a29      	ldr	r2, [pc, #164]	@ (80028e0 <TIM_Base_SetConfig+0xb8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d00b      	beq.n	8002858 <TIM_Base_SetConfig+0x30>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002846:	d007      	beq.n	8002858 <TIM_Base_SetConfig+0x30>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a26      	ldr	r2, [pc, #152]	@ (80028e4 <TIM_Base_SetConfig+0xbc>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d003      	beq.n	8002858 <TIM_Base_SetConfig+0x30>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a25      	ldr	r2, [pc, #148]	@ (80028e8 <TIM_Base_SetConfig+0xc0>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d108      	bne.n	800286a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800285e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	4313      	orrs	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a1c      	ldr	r2, [pc, #112]	@ (80028e0 <TIM_Base_SetConfig+0xb8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d00b      	beq.n	800288a <TIM_Base_SetConfig+0x62>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002878:	d007      	beq.n	800288a <TIM_Base_SetConfig+0x62>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <TIM_Base_SetConfig+0xbc>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d003      	beq.n	800288a <TIM_Base_SetConfig+0x62>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a18      	ldr	r2, [pc, #96]	@ (80028e8 <TIM_Base_SetConfig+0xc0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d108      	bne.n	800289c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002890:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	4313      	orrs	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a07      	ldr	r2, [pc, #28]	@ (80028e0 <TIM_Base_SetConfig+0xb8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d103      	bne.n	80028d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	615a      	str	r2, [r3, #20]
}
 80028d6:	bf00      	nop
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40000800 	.word	0x40000800

080028ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr

080028fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e042      	b.n	80029a8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7fe fd0a 	bl	8001350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2224      	movs	r2, #36	@ 0x24
 8002940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002952:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 fdc5 	bl	80034e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	691a      	ldr	r2, [r3, #16]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002968:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	695a      	ldr	r2, [r3, #20]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002978:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68da      	ldr	r2, [r3, #12]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002988:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2220      	movs	r2, #32
 800299c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08a      	sub	sp, #40	@ 0x28
 80029b4:	af02      	add	r7, sp, #8
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	4613      	mov	r3, r2
 80029be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b20      	cmp	r3, #32
 80029ce:	d16d      	bne.n	8002aac <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d002      	beq.n	80029dc <HAL_UART_Transmit+0x2c>
 80029d6:	88fb      	ldrh	r3, [r7, #6]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e066      	b.n	8002aae <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2221      	movs	r2, #33	@ 0x21
 80029ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029ee:	f7fe fd91 	bl	8001514 <HAL_GetTick>
 80029f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	88fa      	ldrh	r2, [r7, #6]
 80029f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	88fa      	ldrh	r2, [r7, #6]
 80029fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a08:	d108      	bne.n	8002a1c <HAL_UART_Transmit+0x6c>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d104      	bne.n	8002a1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	61bb      	str	r3, [r7, #24]
 8002a1a:	e003      	b.n	8002a24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a24:	e02a      	b.n	8002a7c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2180      	movs	r1, #128	@ 0x80
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 fb14 	bl	800305e <UART_WaitOnFlagUntilTimeout>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e036      	b.n	8002aae <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10b      	bne.n	8002a5e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	3302      	adds	r3, #2
 8002a5a:	61bb      	str	r3, [r7, #24]
 8002a5c:	e007      	b.n	8002a6e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	781a      	ldrb	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	3b01      	subs	r3, #1
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1cf      	bne.n	8002a26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2140      	movs	r1, #64	@ 0x40
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 fae4 	bl	800305e <UART_WaitOnFlagUntilTimeout>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e006      	b.n	8002aae <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	e000      	b.n	8002aae <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002aac:	2302      	movs	r3, #2
  }
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b084      	sub	sp, #16
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	60f8      	str	r0, [r7, #12]
 8002abe:	60b9      	str	r1, [r7, #8]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b20      	cmp	r3, #32
 8002ace:	d112      	bne.n	8002af6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d002      	beq.n	8002adc <HAL_UART_Receive_IT+0x26>
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e00b      	b.n	8002af8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002ae6:	88fb      	ldrh	r3, [r7, #6]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	68b9      	ldr	r1, [r7, #8]
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 fb24 	bl	800313a <UART_Start_Receive_IT>
 8002af2:	4603      	mov	r3, r0
 8002af4:	e000      	b.n	8002af8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
  }
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b0ba      	sub	sp, #232	@ 0xe8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002b3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10f      	bne.n	8002b66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b4a:	f003 0320 	and.w	r3, r3, #32
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d009      	beq.n	8002b66 <HAL_UART_IRQHandler+0x66>
 8002b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b56:	f003 0320 	and.w	r3, r3, #32
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 fc01 	bl	8003366 <UART_Receive_IT>
      return;
 8002b64:	e25b      	b.n	800301e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002b66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 80de 	beq.w	8002d2c <HAL_UART_IRQHandler+0x22c>
 8002b70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d106      	bne.n	8002b8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b80:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80d1 	beq.w	8002d2c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <HAL_UART_IRQHandler+0xae>
 8002b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d005      	beq.n	8002bae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba6:	f043 0201 	orr.w	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00b      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xd2>
 8002bba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d005      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bca:	f043 0202 	orr.w	r2, r3, #2
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xf6>
 8002bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d005      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bee:	f043 0204 	orr.w	r2, r3, #4
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d011      	beq.n	8002c26 <HAL_UART_IRQHandler+0x126>
 8002c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c06:	f003 0320 	and.w	r3, r3, #32
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d105      	bne.n	8002c1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1e:	f043 0208 	orr.w	r2, r3, #8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 81f2 	beq.w	8003014 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c34:	f003 0320 	and.w	r3, r3, #32
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <HAL_UART_IRQHandler+0x14e>
 8002c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c40:	f003 0320 	and.w	r3, r3, #32
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d002      	beq.n	8002c4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 fb8c 	bl	8003366 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	bf14      	ite	ne
 8002c5c:	2301      	movne	r3, #1
 8002c5e:	2300      	moveq	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6a:	f003 0308 	and.w	r3, r3, #8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d103      	bne.n	8002c7a <HAL_UART_IRQHandler+0x17a>
 8002c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d04f      	beq.n	8002d1a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 fa96 	bl	80031ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d041      	beq.n	8002d12 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	3314      	adds	r3, #20
 8002c94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c9c:	e853 3f00 	ldrex	r3, [r3]
 8002ca0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ca8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	3314      	adds	r3, #20
 8002cb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002cba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002cc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002cca:	e841 2300 	strex	r3, r2, [r1]
 8002cce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1d9      	bne.n	8002c8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d013      	beq.n	8002d0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ee0 <HAL_UART_IRQHandler+0x3e0>)
 8002ce8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7fe fd58 	bl	80017a4 <HAL_DMA_Abort_IT>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d016      	beq.n	8002d28 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d04:	4610      	mov	r0, r2
 8002d06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d08:	e00e      	b.n	8002d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f993 	bl	8003036 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d10:	e00a      	b.n	8002d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 f98f 	bl	8003036 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d18:	e006      	b.n	8002d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f98b 	bl	8003036 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002d26:	e175      	b.n	8003014 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d28:	bf00      	nop
    return;
 8002d2a:	e173      	b.n	8003014 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	f040 814f 	bne.w	8002fd4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8148 	beq.w	8002fd4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d48:	f003 0310 	and.w	r3, r3, #16
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 8141 	beq.w	8002fd4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d52:	2300      	movs	r3, #0
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f000 80b6 	beq.w	8002ee4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 8145 	beq.w	8003018 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002d96:	429a      	cmp	r2, r3
 8002d98:	f080 813e 	bcs.w	8003018 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002da2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	2b20      	cmp	r3, #32
 8002dac:	f000 8088 	beq.w	8002ec0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	330c      	adds	r3, #12
 8002db6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002dbe:	e853 3f00 	ldrex	r3, [r3]
 8002dc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002dc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002dca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	330c      	adds	r3, #12
 8002dd8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002ddc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002de0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002de8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002dec:	e841 2300 	strex	r3, r2, [r1]
 8002df0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002df4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1d9      	bne.n	8002db0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	3314      	adds	r3, #20
 8002e02:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e06:	e853 3f00 	ldrex	r3, [r3]
 8002e0a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002e0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e0e:	f023 0301 	bic.w	r3, r3, #1
 8002e12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3314      	adds	r3, #20
 8002e1c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e20:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002e24:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e26:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002e28:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002e2c:	e841 2300 	strex	r3, r2, [r1]
 8002e30:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002e32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1e1      	bne.n	8002dfc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3314      	adds	r3, #20
 8002e3e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e42:	e853 3f00 	ldrex	r3, [r3]
 8002e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002e48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	3314      	adds	r3, #20
 8002e58:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002e5c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002e5e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e60:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002e62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002e64:	e841 2300 	strex	r3, r2, [r1]
 8002e68:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002e6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1e3      	bne.n	8002e38 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	330c      	adds	r3, #12
 8002e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e88:	e853 3f00 	ldrex	r3, [r3]
 8002e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002e8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e90:	f023 0310 	bic.w	r3, r3, #16
 8002e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	330c      	adds	r3, #12
 8002e9e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ea2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ea4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002ea8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002eaa:	e841 2300 	strex	r3, r2, [r1]
 8002eae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002eb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1e3      	bne.n	8002e7e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fe fc37 	bl	800172e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f8b6 	bl	8003048 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002edc:	e09c      	b.n	8003018 <HAL_UART_IRQHandler+0x518>
 8002ede:	bf00      	nop
 8002ee0:	08003271 	.word	0x08003271
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 808e 	beq.w	800301c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002f00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 8089 	beq.w	800301c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	330c      	adds	r3, #12
 8002f10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f14:	e853 3f00 	ldrex	r3, [r3]
 8002f18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f20:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	330c      	adds	r3, #12
 8002f2a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002f2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002f30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f36:	e841 2300 	strex	r3, r2, [r1]
 8002f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1e3      	bne.n	8002f0a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	3314      	adds	r3, #20
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	e853 3f00 	ldrex	r3, [r3]
 8002f50:	623b      	str	r3, [r7, #32]
   return(result);
 8002f52:	6a3b      	ldr	r3, [r7, #32]
 8002f54:	f023 0301 	bic.w	r3, r3, #1
 8002f58:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	3314      	adds	r3, #20
 8002f62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002f66:	633a      	str	r2, [r7, #48]	@ 0x30
 8002f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f6e:	e841 2300 	strex	r3, r2, [r1]
 8002f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1e3      	bne.n	8002f42 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	e853 3f00 	ldrex	r3, [r3]
 8002f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f023 0310 	bic.w	r3, r3, #16
 8002f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	330c      	adds	r3, #12
 8002fa8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002fac:	61fa      	str	r2, [r7, #28]
 8002fae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb0:	69b9      	ldr	r1, [r7, #24]
 8002fb2:	69fa      	ldr	r2, [r7, #28]
 8002fb4:	e841 2300 	strex	r3, r2, [r1]
 8002fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1e3      	bne.n	8002f88 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002fc6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fca:	4619      	mov	r1, r3
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f83b 	bl	8003048 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002fd2:	e023      	b.n	800301c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d009      	beq.n	8002ff4 <HAL_UART_IRQHandler+0x4f4>
 8002fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f953 	bl	8003298 <UART_Transmit_IT>
    return;
 8002ff2:	e014      	b.n	800301e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00e      	beq.n	800301e <HAL_UART_IRQHandler+0x51e>
 8003000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	d008      	beq.n	800301e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f992 	bl	8003336 <UART_EndTransmit_IT>
    return;
 8003012:	e004      	b.n	800301e <HAL_UART_IRQHandler+0x51e>
    return;
 8003014:	bf00      	nop
 8003016:	e002      	b.n	800301e <HAL_UART_IRQHandler+0x51e>
      return;
 8003018:	bf00      	nop
 800301a:	e000      	b.n	800301e <HAL_UART_IRQHandler+0x51e>
      return;
 800301c:	bf00      	nop
  }
}
 800301e:	37e8      	adds	r7, #232	@ 0xe8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr

08003036 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	bc80      	pop	{r7}
 800305c:	4770      	bx	lr

0800305e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b090      	sub	sp, #64	@ 0x40
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	603b      	str	r3, [r7, #0]
 800306a:	4613      	mov	r3, r2
 800306c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800306e:	e050      	b.n	8003112 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003070:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003076:	d04c      	beq.n	8003112 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003078:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800307a:	2b00      	cmp	r3, #0
 800307c:	d007      	beq.n	800308e <UART_WaitOnFlagUntilTimeout+0x30>
 800307e:	f7fe fa49 	bl	8001514 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800308a:	429a      	cmp	r2, r3
 800308c:	d241      	bcs.n	8003112 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	330c      	adds	r3, #12
 8003094:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003098:	e853 3f00 	ldrex	r3, [r3]
 800309c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80030a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	330c      	adds	r3, #12
 80030ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030ae:	637a      	str	r2, [r7, #52]	@ 0x34
 80030b0:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80030b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030b6:	e841 2300 	strex	r3, r2, [r1]
 80030ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80030bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1e5      	bne.n	800308e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	3314      	adds	r3, #20
 80030c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	e853 3f00 	ldrex	r3, [r3]
 80030d0:	613b      	str	r3, [r7, #16]
   return(result);
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	f023 0301 	bic.w	r3, r3, #1
 80030d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	3314      	adds	r3, #20
 80030e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80030e2:	623a      	str	r2, [r7, #32]
 80030e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e6:	69f9      	ldr	r1, [r7, #28]
 80030e8:	6a3a      	ldr	r2, [r7, #32]
 80030ea:	e841 2300 	strex	r3, r2, [r1]
 80030ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1e5      	bne.n	80030c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2220      	movs	r2, #32
 80030fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e00f      	b.n	8003132 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4013      	ands	r3, r2
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	429a      	cmp	r2, r3
 8003120:	bf0c      	ite	eq
 8003122:	2301      	moveq	r3, #1
 8003124:	2300      	movne	r3, #0
 8003126:	b2db      	uxtb	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	429a      	cmp	r2, r3
 800312e:	d09f      	beq.n	8003070 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3740      	adds	r7, #64	@ 0x40
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800313a:	b480      	push	{r7}
 800313c:	b085      	sub	sp, #20
 800313e:	af00      	add	r7, sp, #0
 8003140:	60f8      	str	r0, [r7, #12]
 8003142:	60b9      	str	r1, [r7, #8]
 8003144:	4613      	mov	r3, r2
 8003146:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	88fa      	ldrh	r2, [r7, #6]
 8003152:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	88fa      	ldrh	r2, [r7, #6]
 8003158:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2222      	movs	r2, #34	@ 0x22
 8003164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800317e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0201 	orr.w	r2, r2, #1
 800318e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68da      	ldr	r2, [r3, #12]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 0220 	orr.w	r2, r2, #32
 800319e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b095      	sub	sp, #84	@ 0x54
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	330c      	adds	r3, #12
 80031ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031be:	e853 3f00 	ldrex	r3, [r3]
 80031c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	330c      	adds	r3, #12
 80031d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80031d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80031da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80031dc:	e841 2300 	strex	r3, r2, [r1]
 80031e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1e5      	bne.n	80031b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	3314      	adds	r3, #20
 80031ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	e853 3f00 	ldrex	r3, [r3]
 80031f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	f023 0301 	bic.w	r3, r3, #1
 80031fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	3314      	adds	r3, #20
 8003206:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003208:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800320a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800320e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003210:	e841 2300 	strex	r3, r2, [r1]
 8003214:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1e5      	bne.n	80031e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003220:	2b01      	cmp	r3, #1
 8003222:	d119      	bne.n	8003258 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	330c      	adds	r3, #12
 800322a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	e853 3f00 	ldrex	r3, [r3]
 8003232:	60bb      	str	r3, [r7, #8]
   return(result);
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f023 0310 	bic.w	r3, r3, #16
 800323a:	647b      	str	r3, [r7, #68]	@ 0x44
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	330c      	adds	r3, #12
 8003242:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003244:	61ba      	str	r2, [r7, #24]
 8003246:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003248:	6979      	ldr	r1, [r7, #20]
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	e841 2300 	strex	r3, r2, [r1]
 8003250:	613b      	str	r3, [r7, #16]
   return(result);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1e5      	bne.n	8003224 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003266:	bf00      	nop
 8003268:	3754      	adds	r7, #84	@ 0x54
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr

08003270 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f7ff fed3 	bl	8003036 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003290:	bf00      	nop
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b21      	cmp	r3, #33	@ 0x21
 80032aa:	d13e      	bne.n	800332a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032b4:	d114      	bne.n	80032e0 <UART_Transmit_IT+0x48>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d110      	bne.n	80032e0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032d2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	1c9a      	adds	r2, r3, #2
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	621a      	str	r2, [r3, #32]
 80032de:	e008      	b.n	80032f2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	1c59      	adds	r1, r3, #1
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6211      	str	r1, [r2, #32]
 80032ea:	781a      	ldrb	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	4619      	mov	r1, r3
 8003300:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10f      	bne.n	8003326 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003314:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68da      	ldr	r2, [r3, #12]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003324:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	e000      	b.n	800332c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800332a:	2302      	movs	r3, #2
  }
}
 800332c:	4618      	mov	r0, r3
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr

08003336 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b082      	sub	sp, #8
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800334c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2220      	movs	r2, #32
 8003352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff fe64 	bl	8003024 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b08c      	sub	sp, #48	@ 0x30
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b22      	cmp	r3, #34	@ 0x22
 8003378:	f040 80ae 	bne.w	80034d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003384:	d117      	bne.n	80033b6 <UART_Receive_IT+0x50>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d113      	bne.n	80033b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800338e:	2300      	movs	r3, #0
 8003390:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003396:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	b29b      	uxth	r3, r3
 80033a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ae:	1c9a      	adds	r2, r3, #2
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80033b4:	e026      	b.n	8003404 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80033bc:	2300      	movs	r3, #0
 80033be:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033c8:	d007      	beq.n	80033da <UART_Receive_IT+0x74>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10a      	bne.n	80033e8 <UART_Receive_IT+0x82>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	b2da      	uxtb	r2, r3
 80033e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	e008      	b.n	80033fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033f4:	b2da      	uxtb	r2, r3
 80033f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003408:	b29b      	uxth	r3, r3
 800340a:	3b01      	subs	r3, #1
 800340c:	b29b      	uxth	r3, r3
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	4619      	mov	r1, r3
 8003412:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003414:	2b00      	cmp	r3, #0
 8003416:	d15d      	bne.n	80034d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0220 	bic.w	r2, r2, #32
 8003426:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68da      	ldr	r2, [r3, #12]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003436:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	695a      	ldr	r2, [r3, #20]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0201 	bic.w	r2, r2, #1
 8003446:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	2b01      	cmp	r3, #1
 800345c:	d135      	bne.n	80034ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	330c      	adds	r3, #12
 800346a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	e853 3f00 	ldrex	r3, [r3]
 8003472:	613b      	str	r3, [r7, #16]
   return(result);
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f023 0310 	bic.w	r3, r3, #16
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	330c      	adds	r3, #12
 8003482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003484:	623a      	str	r2, [r7, #32]
 8003486:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003488:	69f9      	ldr	r1, [r7, #28]
 800348a:	6a3a      	ldr	r2, [r7, #32]
 800348c:	e841 2300 	strex	r3, r2, [r1]
 8003490:	61bb      	str	r3, [r7, #24]
   return(result);
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1e5      	bne.n	8003464 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	2b10      	cmp	r3, #16
 80034a4:	d10a      	bne.n	80034bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034a6:	2300      	movs	r3, #0
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	60fb      	str	r3, [r7, #12]
 80034ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034c0:	4619      	mov	r1, r3
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7ff fdc0 	bl	8003048 <HAL_UARTEx_RxEventCallback>
 80034c8:	e002      	b.n	80034d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f001 fe42 	bl	8005154 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	e002      	b.n	80034da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	e000      	b.n	80034da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80034d8:	2302      	movs	r3, #2
  }
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3730      	adds	r7, #48	@ 0x30
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689a      	ldr	r2, [r3, #8]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	4313      	orrs	r3, r2
 8003512:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800351e:	f023 030c 	bic.w	r3, r3, #12
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	430b      	orrs	r3, r1
 800352a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a2c      	ldr	r2, [pc, #176]	@ (80035f8 <UART_SetConfig+0x114>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d103      	bne.n	8003554 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800354c:	f7fe ff34 	bl	80023b8 <HAL_RCC_GetPCLK2Freq>
 8003550:	60f8      	str	r0, [r7, #12]
 8003552:	e002      	b.n	800355a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003554:	f7fe ff1c 	bl	8002390 <HAL_RCC_GetPCLK1Freq>
 8003558:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	009a      	lsls	r2, r3, #2
 8003564:	441a      	add	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003570:	4a22      	ldr	r2, [pc, #136]	@ (80035fc <UART_SetConfig+0x118>)
 8003572:	fba2 2303 	umull	r2, r3, r2, r3
 8003576:	095b      	lsrs	r3, r3, #5
 8003578:	0119      	lsls	r1, r3, #4
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	009a      	lsls	r2, r3, #2
 8003584:	441a      	add	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003590:	4b1a      	ldr	r3, [pc, #104]	@ (80035fc <UART_SetConfig+0x118>)
 8003592:	fba3 0302 	umull	r0, r3, r3, r2
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	2064      	movs	r0, #100	@ 0x64
 800359a:	fb00 f303 	mul.w	r3, r0, r3
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	011b      	lsls	r3, r3, #4
 80035a2:	3332      	adds	r3, #50	@ 0x32
 80035a4:	4a15      	ldr	r2, [pc, #84]	@ (80035fc <UART_SetConfig+0x118>)
 80035a6:	fba2 2303 	umull	r2, r3, r2, r3
 80035aa:	095b      	lsrs	r3, r3, #5
 80035ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035b0:	4419      	add	r1, r3
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	4613      	mov	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	009a      	lsls	r2, r3, #2
 80035bc:	441a      	add	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80035c8:	4b0c      	ldr	r3, [pc, #48]	@ (80035fc <UART_SetConfig+0x118>)
 80035ca:	fba3 0302 	umull	r0, r3, r3, r2
 80035ce:	095b      	lsrs	r3, r3, #5
 80035d0:	2064      	movs	r0, #100	@ 0x64
 80035d2:	fb00 f303 	mul.w	r3, r0, r3
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	3332      	adds	r3, #50	@ 0x32
 80035dc:	4a07      	ldr	r2, [pc, #28]	@ (80035fc <UART_SetConfig+0x118>)
 80035de:	fba2 2303 	umull	r2, r3, r2, r3
 80035e2:	095b      	lsrs	r3, r3, #5
 80035e4:	f003 020f 	and.w	r2, r3, #15
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	440a      	add	r2, r1
 80035ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035f0:	bf00      	nop
 80035f2:	3710      	adds	r7, #16
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	40013800 	.word	0x40013800
 80035fc:	51eb851f 	.word	0x51eb851f

08003600 <Epaper_Spi_WriteByte>:
		0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
		0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,

};

void Epaper_Spi_WriteByte(unsigned char TxData) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
	unsigned char TempData;
	unsigned char scnt;
	TempData = TxData;
 800360a:	79fb      	ldrb	r3, [r7, #7]
 800360c:	73fb      	strb	r3, [r7, #15]

	EPD_W21_CLK_0;
 800360e:	2200      	movs	r2, #0
 8003610:	2120      	movs	r1, #32
 8003612:	4816      	ldr	r0, [pc, #88]	@ (800366c <Epaper_Spi_WriteByte+0x6c>)
 8003614:	f7fe fad9 	bl	8001bca <HAL_GPIO_WritePin>
	for (scnt = 0; scnt < 8; scnt++) {
 8003618:	2300      	movs	r3, #0
 800361a:	73bb      	strb	r3, [r7, #14]
 800361c:	e01e      	b.n	800365c <Epaper_Spi_WriteByte+0x5c>
		if (TempData & 0x80)
 800361e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003622:	2b00      	cmp	r3, #0
 8003624:	da05      	bge.n	8003632 <Epaper_Spi_WriteByte+0x32>
			EPD_W21_MOSI_1;
 8003626:	2201      	movs	r2, #1
 8003628:	2110      	movs	r1, #16
 800362a:	4810      	ldr	r0, [pc, #64]	@ (800366c <Epaper_Spi_WriteByte+0x6c>)
 800362c:	f7fe facd 	bl	8001bca <HAL_GPIO_WritePin>
 8003630:	e004      	b.n	800363c <Epaper_Spi_WriteByte+0x3c>
		else
			EPD_W21_MOSI_0;
 8003632:	2200      	movs	r2, #0
 8003634:	2110      	movs	r1, #16
 8003636:	480d      	ldr	r0, [pc, #52]	@ (800366c <Epaper_Spi_WriteByte+0x6c>)
 8003638:	f7fe fac7 	bl	8001bca <HAL_GPIO_WritePin>
		EPD_W21_CLK_1;
 800363c:	2201      	movs	r2, #1
 800363e:	2120      	movs	r1, #32
 8003640:	480a      	ldr	r0, [pc, #40]	@ (800366c <Epaper_Spi_WriteByte+0x6c>)
 8003642:	f7fe fac2 	bl	8001bca <HAL_GPIO_WritePin>
		EPD_W21_CLK_0;
 8003646:	2200      	movs	r2, #0
 8003648:	2120      	movs	r1, #32
 800364a:	4808      	ldr	r0, [pc, #32]	@ (800366c <Epaper_Spi_WriteByte+0x6c>)
 800364c:	f7fe fabd 	bl	8001bca <HAL_GPIO_WritePin>
		TempData = TempData << 1;
 8003650:	7bfb      	ldrb	r3, [r7, #15]
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	73fb      	strb	r3, [r7, #15]
	for (scnt = 0; scnt < 8; scnt++) {
 8003656:	7bbb      	ldrb	r3, [r7, #14]
 8003658:	3301      	adds	r3, #1
 800365a:	73bb      	strb	r3, [r7, #14]
 800365c:	7bbb      	ldrb	r3, [r7, #14]
 800365e:	2b07      	cmp	r3, #7
 8003660:	d9dd      	bls.n	800361e <Epaper_Spi_WriteByte+0x1e>

	}

}
 8003662:	bf00      	nop
 8003664:	bf00      	nop
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40010800 	.word	0x40010800

08003670 <Epaper_READBUSY>:

void Epaper_READBUSY(void) {
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
	while (1) {	 //=1 BUSY
		if (isEPD_W21_BUSY == 0)
 8003674:	2102      	movs	r1, #2
 8003676:	4805      	ldr	r0, [pc, #20]	@ (800368c <Epaper_READBUSY+0x1c>)
 8003678:	f7fe fa90 	bl	8001b9c <HAL_GPIO_ReadPin>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d000      	beq.n	8003684 <Epaper_READBUSY+0x14>
 8003682:	e7f7      	b.n	8003674 <Epaper_READBUSY+0x4>
			break;;
 8003684:	bf00      	nop
	}
}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40010c00 	.word	0x40010c00

08003690 <Epaper_Write_Command>:

void Epaper_Write_Command(unsigned char cmd) {
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	71fb      	strb	r3, [r7, #7]
	EPD_W21_CS_1;
 800369a:	2201      	movs	r2, #1
 800369c:	2140      	movs	r1, #64	@ 0x40
 800369e:	480d      	ldr	r0, [pc, #52]	@ (80036d4 <Epaper_Write_Command+0x44>)
 80036a0:	f7fe fa93 	bl	8001bca <HAL_GPIO_WritePin>
	EPD_W21_CS_0;
 80036a4:	2200      	movs	r2, #0
 80036a6:	2140      	movs	r1, #64	@ 0x40
 80036a8:	480a      	ldr	r0, [pc, #40]	@ (80036d4 <Epaper_Write_Command+0x44>)
 80036aa:	f7fe fa8e 	bl	8001bca <HAL_GPIO_WritePin>
	EPD_W21_DC_0;  // D/C#   0:command  1:data
 80036ae:	2200      	movs	r2, #0
 80036b0:	2180      	movs	r1, #128	@ 0x80
 80036b2:	4808      	ldr	r0, [pc, #32]	@ (80036d4 <Epaper_Write_Command+0x44>)
 80036b4:	f7fe fa89 	bl	8001bca <HAL_GPIO_WritePin>

	Epaper_Spi_WriteByte(cmd);
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ffa0 	bl	8003600 <Epaper_Spi_WriteByte>
	EPD_W21_CS_1;
 80036c0:	2201      	movs	r2, #1
 80036c2:	2140      	movs	r1, #64	@ 0x40
 80036c4:	4803      	ldr	r0, [pc, #12]	@ (80036d4 <Epaper_Write_Command+0x44>)
 80036c6:	f7fe fa80 	bl	8001bca <HAL_GPIO_WritePin>
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40010800 	.word	0x40010800

080036d8 <Epaper_Write_Data>:

void Epaper_Write_Data(unsigned char data) {
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	71fb      	strb	r3, [r7, #7]
	EPD_W21_CS_1;
 80036e2:	2201      	movs	r2, #1
 80036e4:	2140      	movs	r1, #64	@ 0x40
 80036e6:	480d      	ldr	r0, [pc, #52]	@ (800371c <Epaper_Write_Data+0x44>)
 80036e8:	f7fe fa6f 	bl	8001bca <HAL_GPIO_WritePin>
	EPD_W21_CS_0;
 80036ec:	2200      	movs	r2, #0
 80036ee:	2140      	movs	r1, #64	@ 0x40
 80036f0:	480a      	ldr	r0, [pc, #40]	@ (800371c <Epaper_Write_Data+0x44>)
 80036f2:	f7fe fa6a 	bl	8001bca <HAL_GPIO_WritePin>
	EPD_W21_DC_1;  // D/C#   0:command  1:data
 80036f6:	2201      	movs	r2, #1
 80036f8:	2180      	movs	r1, #128	@ 0x80
 80036fa:	4808      	ldr	r0, [pc, #32]	@ (800371c <Epaper_Write_Data+0x44>)
 80036fc:	f7fe fa65 	bl	8001bca <HAL_GPIO_WritePin>

	Epaper_Spi_WriteByte(data);
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	4618      	mov	r0, r3
 8003704:	f7ff ff7c 	bl	8003600 <Epaper_Spi_WriteByte>
	EPD_W21_CS_1;
 8003708:	2201      	movs	r2, #1
 800370a:	2140      	movs	r1, #64	@ 0x40
 800370c:	4803      	ldr	r0, [pc, #12]	@ (800371c <Epaper_Write_Data+0x44>)
 800370e:	f7fe fa5c 	bl	8001bca <HAL_GPIO_WritePin>
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	40010800 	.word	0x40010800

08003720 <EPD_HW_Init>:

}

/***************************FPC************************************/

void EPD_HW_Init(void) {
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
	int XStart, XEnd, YStart_L, YStart_H, YEnd_L, YEnd_H;

	XStart = 0x00;
 8003726:	2300      	movs	r3, #0
 8003728:	617b      	str	r3, [r7, #20]
	XEnd = (EPD_HEIGHT / 8 - 1);
 800372a:	230f      	movs	r3, #15
 800372c:	613b      	str	r3, [r7, #16]

	YStart_L = (EPD_WIDTH - 1) % 256;
 800372e:	2327      	movs	r3, #39	@ 0x27
 8003730:	60fb      	str	r3, [r7, #12]
	YStart_H = (EPD_WIDTH - 1) / 256;
 8003732:	2301      	movs	r3, #1
 8003734:	60bb      	str	r3, [r7, #8]
	YEnd_L = 0x00;
 8003736:	2300      	movs	r3, #0
 8003738:	607b      	str	r3, [r7, #4]
	YEnd_H = 0x00;
 800373a:	2300      	movs	r3, #0
 800373c:	603b      	str	r3, [r7, #0]

	EPD_W21_Init();							//hard reset 
 800373e:	f000 f86d 	bl	800381c <EPD_W21_Init>

	Epaper_READBUSY();
 8003742:	f7ff ff95 	bl	8003670 <Epaper_READBUSY>
	Epaper_Write_Command(0x12); // soft reset
 8003746:	2012      	movs	r0, #18
 8003748:	f7ff ffa2 	bl	8003690 <Epaper_Write_Command>
	Epaper_READBUSY();
 800374c:	f7ff ff90 	bl	8003670 <Epaper_READBUSY>

	Epaper_Write_Command(0x01); //Driver output control      
 8003750:	2001      	movs	r0, #1
 8003752:	f7ff ff9d 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data((EPD_WIDTH - 1) % 256);
 8003756:	2027      	movs	r0, #39	@ 0x27
 8003758:	f7ff ffbe 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data((EPD_WIDTH - 1) / 256);
 800375c:	2001      	movs	r0, #1
 800375e:	f7ff ffbb 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(0x00);
 8003762:	2000      	movs	r0, #0
 8003764:	f7ff ffb8 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x11); //data entry mode       
 8003768:	2011      	movs	r0, #17
 800376a:	f7ff ff91 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0x01);		//Y decrement, X increment
 800376e:	2001      	movs	r0, #1
 8003770:	f7ff ffb2 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x3C); //BorderWavefrom
 8003774:	203c      	movs	r0, #60	@ 0x3c
 8003776:	f7ff ff8b 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0x01);
 800377a:	2001      	movs	r0, #1
 800377c:	f7ff ffac 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x21); //  Display update control
 8003780:	2021      	movs	r0, #33	@ 0x21
 8003782:	f7ff ff85 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0x00);
 8003786:	2000      	movs	r0, #0
 8003788:	f7ff ffa6 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(0x80);		//Available Source from S8 to S167
 800378c:	2080      	movs	r0, #128	@ 0x80
 800378e:	f7ff ffa3 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x18); //Temperature Sensor Selection
 8003792:	2018      	movs	r0, #24
 8003794:	f7ff ff7c 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0x80);	  //Internal temperature sensor
 8003798:	2080      	movs	r0, #128	@ 0x80
 800379a:	f7ff ff9d 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x44); //set Ram-X address start/end position   
 800379e:	2044      	movs	r0, #68	@ 0x44
 80037a0:	f7ff ff76 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(XStart);	//0x00-->0			
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff95 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(XEnd);    //0x16-->(22+1)*8=184		
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff ff90 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x45); //set Ram-Y address start/end position          
 80037b8:	2045      	movs	r0, #69	@ 0x45
 80037ba:	f7ff ff69 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(YStart_L);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff88 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(YStart_H);
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff ff83 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(YEnd_L);		//0x017F-->(383+1)=384
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff ff7e 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(YEnd_H);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff79 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x4E);   // set RAM x address count
 80037e6:	204e      	movs	r0, #78	@ 0x4e
 80037e8:	f7ff ff52 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(XStart);
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff71 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Command(0x4F);   // set RAM y address count
 80037f6:	204f      	movs	r0, #79	@ 0x4f
 80037f8:	f7ff ff4a 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(YStart_L);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	4618      	mov	r0, r3
 8003802:	f7ff ff69 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(YStart_H);
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff ff64 	bl	80036d8 <Epaper_Write_Data>
	Epaper_READBUSY();
 8003810:	f7ff ff2e 	bl	8003670 <Epaper_READBUSY>

}
 8003814:	bf00      	nop
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <EPD_W21_Init>:

void EPD_W21_Init(void) {
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
	EPD_W21_RST_0;
 8003820:	2200      	movs	r2, #0
 8003822:	2101      	movs	r1, #1
 8003824:	4807      	ldr	r0, [pc, #28]	@ (8003844 <EPD_W21_Init+0x28>)
 8003826:	f7fe f9d0 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800382a:	2014      	movs	r0, #20
 800382c:	f7fd fe7c 	bl	8001528 <HAL_Delay>
	EPD_W21_RST_1; 							//hard reset  
 8003830:	2201      	movs	r2, #1
 8003832:	2101      	movs	r1, #1
 8003834:	4803      	ldr	r0, [pc, #12]	@ (8003844 <EPD_W21_Init+0x28>)
 8003836:	f7fe f9c8 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800383a:	2014      	movs	r0, #20
 800383c:	f7fd fe74 	bl	8001528 <HAL_Delay>
}
 8003840:	bf00      	nop
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40010c00 	.word	0x40010c00

08003848 <EPD_Dis_Part>:
//mode==POS
//mode==NEG
//mode==OFF
//PART_HEIGHT
void EPD_Dis_Part(int h_start, int v_start, const unsigned char *datas,
		int PART_WIDTH, int PART_HEIGHT, unsigned char mode) {
 8003848:	b580      	push	{r7, lr}
 800384a:	b08c      	sub	sp, #48	@ 0x30
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
	int i;
	int vend, hstart_H, hstart_L, hend, hend_H, hend_L;

	v_start = v_start / 8;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	da00      	bge.n	800385e <EPD_Dis_Part+0x16>
 800385c:	3307      	adds	r3, #7
 800385e:	10db      	asrs	r3, r3, #3
 8003860:	60bb      	str	r3, [r7, #8]
	vend = v_start + PART_HEIGHT / 8 - 1;
 8003862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003864:	2b00      	cmp	r3, #0
 8003866:	da00      	bge.n	800386a <EPD_Dis_Part+0x22>
 8003868:	3307      	adds	r3, #7
 800386a:	10db      	asrs	r3, r3, #3
 800386c:	461a      	mov	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	4413      	add	r3, r2
 8003872:	3b01      	subs	r3, #1
 8003874:	62bb      	str	r3, [r7, #40]	@ 0x28

	h_start = 295 - h_start;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f5c3 7393 	rsb	r3, r3, #294	@ 0x126
 800387c:	3301      	adds	r3, #1
 800387e:	60fb      	str	r3, [r7, #12]
	hstart_H = h_start / 256;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2b00      	cmp	r3, #0
 8003884:	da00      	bge.n	8003888 <EPD_Dis_Part+0x40>
 8003886:	33ff      	adds	r3, #255	@ 0xff
 8003888:	121b      	asrs	r3, r3, #8
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
	hstart_L = h_start % 256;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	425a      	negs	r2, r3
 8003890:	b2db      	uxtb	r3, r3
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	bf58      	it	pl
 8003896:	4253      	negpl	r3, r2
 8003898:	623b      	str	r3, [r7, #32]

	hend = h_start - PART_WIDTH + 1;
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	3301      	adds	r3, #1
 80038a2:	61fb      	str	r3, [r7, #28]
	hend_H = hend / 256;
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	da00      	bge.n	80038ac <EPD_Dis_Part+0x64>
 80038aa:	33ff      	adds	r3, #255	@ 0xff
 80038ac:	121b      	asrs	r3, r3, #8
 80038ae:	61bb      	str	r3, [r7, #24]
	hend_L = hend % 256;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	425a      	negs	r2, r3
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	bf58      	it	pl
 80038ba:	4253      	negpl	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]

	Epaper_Write_Command(0x44);       // set RAM x address start/end
 80038be:	2044      	movs	r0, #68	@ 0x44
 80038c0:	f7ff fee6 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(v_start);    		// RAM x address start;
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7ff ff05 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(vend);    			// RAM x address end
 80038ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff ff00 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Command(0x45);       // set RAM y address start/end
 80038d8:	2045      	movs	r0, #69	@ 0x45
 80038da:	f7ff fed9 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(hstart_L);    	// RAM y address start Low
 80038de:	6a3b      	ldr	r3, [r7, #32]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff fef8 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(hstart_H);    	// RAM y address start High
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff fef3 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(hend_L);    		// RAM y address end Low
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff feee 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(hend_H);    		// RAM y address end High
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fee9 	bl	80036d8 <Epaper_Write_Data>

	Epaper_Write_Command(0x4E);   		// set RAM x address count
 8003906:	204e      	movs	r0, #78	@ 0x4e
 8003908:	f7ff fec2 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(v_start);
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	4618      	mov	r0, r3
 8003912:	f7ff fee1 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Command(0x4F);   		// set RAM y address count
 8003916:	204f      	movs	r0, #79	@ 0x4f
 8003918:	f7ff feba 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(hstart_L);
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	b2db      	uxtb	r3, r3
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff fed9 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Data(hstart_H);
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	b2db      	uxtb	r3, r3
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff fed4 	bl	80036d8 <Epaper_Write_Data>
	Epaper_READBUSY();
 8003930:	f7ff fe9e 	bl	8003670 <Epaper_READBUSY>

	Epaper_Write_Command(0x24);   //Write Black and White image to RAM
 8003934:	2024      	movs	r0, #36	@ 0x24
 8003936:	f7ff feab 	bl	8003690 <Epaper_Write_Command>

	for (i = 0; i < PART_WIDTH * PART_HEIGHT / 8; i++) {
 800393a:	2300      	movs	r3, #0
 800393c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800393e:	e023      	b.n	8003988 <EPD_Dis_Part+0x140>
		if (mode == POS) {
 8003940:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8003944:	2b01      	cmp	r3, #1
 8003946:	d107      	bne.n	8003958 <EPD_Dis_Part+0x110>
			Epaper_Write_Data(*datas);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff fec3 	bl	80036d8 <Epaper_Write_Data>
			datas++;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	3301      	adds	r3, #1
 8003956:	607b      	str	r3, [r7, #4]
		}

		if (mode == NEG) {
 8003958:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800395c:	2b02      	cmp	r3, #2
 800395e:	d109      	bne.n	8003974 <EPD_Dis_Part+0x12c>
			Epaper_Write_Data(~*datas);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	43db      	mvns	r3, r3
 8003966:	b2db      	uxtb	r3, r3
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff feb5 	bl	80036d8 <Epaper_Write_Data>
			datas++;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3301      	adds	r3, #1
 8003972:	607b      	str	r3, [r7, #4]
		}

		if (mode == OFF) {
 8003974:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8003978:	2b03      	cmp	r3, #3
 800397a:	d102      	bne.n	8003982 <EPD_Dis_Part+0x13a>
			Epaper_Write_Data(0xFF);
 800397c:	20ff      	movs	r0, #255	@ 0xff
 800397e:	f7ff feab 	bl	80036d8 <Epaper_Write_Data>
	for (i = 0; i < PART_WIDTH * PART_HEIGHT / 8; i++) {
 8003982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003984:	3301      	adds	r3, #1
 8003986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800398c:	fb02 f303 	mul.w	r3, r2, r3
 8003990:	2b00      	cmp	r3, #0
 8003992:	da00      	bge.n	8003996 <EPD_Dis_Part+0x14e>
 8003994:	3307      	adds	r3, #7
 8003996:	10db      	asrs	r3, r3, #3
 8003998:	461a      	mov	r2, r3
 800399a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800399c:	4293      	cmp	r3, r2
 800399e:	dbcf      	blt.n	8003940 <EPD_Dis_Part+0xf8>
		}

	}
}
 80039a0:	bf00      	nop
 80039a2:	bf00      	nop
 80039a4:	3730      	adds	r7, #48	@ 0x30
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <EPD_WhiteScreen_White>:

/////////////////////////////////Single display////////////////////////////////////////////////


#ifdef black_white
void EPD_WhiteScreen_White(void) {
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
	unsigned int k;
	Epaper_Write_Command(0x24);   //write RAM for black(0)/white (1)
 80039b0:	2024      	movs	r0, #36	@ 0x24
 80039b2:	f7ff fe6d 	bl	8003690 <Epaper_Write_Command>
	for (k = 0; k < ALLSCREEN_GRAGHBYTES; k++) {
 80039b6:	2300      	movs	r3, #0
 80039b8:	607b      	str	r3, [r7, #4]
 80039ba:	e005      	b.n	80039c8 <EPD_WhiteScreen_White+0x1e>
		Epaper_Write_Data(0xff);
 80039bc:	20ff      	movs	r0, #255	@ 0xff
 80039be:	f7ff fe8b 	bl	80036d8 <Epaper_Write_Data>
	for (k = 0; k < ALLSCREEN_GRAGHBYTES; k++) {
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	3301      	adds	r3, #1
 80039c6:	607b      	str	r3, [r7, #4]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80039ce:	d3f5      	bcc.n	80039bc <EPD_WhiteScreen_White+0x12>
	}

	Epaper_Write_Command(0x26);   //write RAM for black(0)/white (1)
 80039d0:	2026      	movs	r0, #38	@ 0x26
 80039d2:	f7ff fe5d 	bl	8003690 <Epaper_Write_Command>
	for (k = 0; k < ALLSCREEN_GRAGHBYTES; k++) {
 80039d6:	2300      	movs	r3, #0
 80039d8:	607b      	str	r3, [r7, #4]
 80039da:	e005      	b.n	80039e8 <EPD_WhiteScreen_White+0x3e>
		Epaper_Write_Data(0xff);
 80039dc:	20ff      	movs	r0, #255	@ 0xff
 80039de:	f7ff fe7b 	bl	80036d8 <Epaper_Write_Data>
	for (k = 0; k < ALLSCREEN_GRAGHBYTES; k++) {
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3301      	adds	r3, #1
 80039e6:	607b      	str	r3, [r7, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80039ee:	d3f5      	bcc.n	80039dc <EPD_WhiteScreen_White+0x32>
	}
	EPD_Update_and_DeepSleep();
 80039f0:	f000 f804 	bl	80039fc <EPD_Update_and_DeepSleep>
}
 80039f4:	bf00      	nop
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <EPD_Update_and_DeepSleep>:

void EPD_Update_and_DeepSleep(void) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
	Epaper_Write_Command(0x22);
 8003a00:	2022      	movs	r0, #34	@ 0x22
 8003a02:	f7ff fe45 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0xF7);
 8003a06:	20f7      	movs	r0, #247	@ 0xf7
 8003a08:	f7ff fe66 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Command(0x20);
 8003a0c:	2020      	movs	r0, #32
 8003a0e:	f7ff fe3f 	bl	8003690 <Epaper_Write_Command>
	Epaper_READBUSY();
 8003a12:	f7ff fe2d 	bl	8003670 <Epaper_READBUSY>

	Epaper_Write_Command(0x10); //enter deep sleep
 8003a16:	2010      	movs	r0, #16
 8003a18:	f7ff fe3a 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0x01);
 8003a1c:	2001      	movs	r0, #1
 8003a1e:	f7ff fe5b 	bl	80036d8 <Epaper_Write_Data>
	HAL_Delay(20);
 8003a22:	2014      	movs	r0, #20
 8003a24:	f7fd fd80 	bl	8001528 <HAL_Delay>
}
 8003a28:	bf00      	nop
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <EPD_Part_Update_and_DeepSleep>:

void EPD_Part_Update_and_DeepSleep(void) {
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
	Epaper_Write_Command(0x22);
 8003a30:	2022      	movs	r0, #34	@ 0x22
 8003a32:	f7ff fe2d 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0xFF);
 8003a36:	20ff      	movs	r0, #255	@ 0xff
 8003a38:	f7ff fe4e 	bl	80036d8 <Epaper_Write_Data>
	Epaper_Write_Command(0x20);
 8003a3c:	2020      	movs	r0, #32
 8003a3e:	f7ff fe27 	bl	8003690 <Epaper_Write_Command>
	Epaper_READBUSY();
 8003a42:	f7ff fe15 	bl	8003670 <Epaper_READBUSY>

	Epaper_Write_Command(0x10); //enter deep sleep
 8003a46:	2010      	movs	r0, #16
 8003a48:	f7ff fe22 	bl	8003690 <Epaper_Write_Command>
	Epaper_Write_Data(0x01);
 8003a4c:	2001      	movs	r0, #1
 8003a4e:	f7ff fe43 	bl	80036d8 <Epaper_Write_Data>
	HAL_Delay(20);
 8003a52:	2014      	movs	r0, #20
 8003a54:	f7fd fd68 	bl	8001528 <HAL_Delay>
}
 8003a58:	bf00      	nop
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <EPD_Dis_ascii_short>:
 *  		ascii
 *  		size 1632
 *  		mode NEGPOSOFF
 */
void EPD_Dis_ascii_short(int h_start, int v_start, char ascii, int size,
		unsigned char mode) {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b0a6      	sub	sp, #152	@ 0x98
 8003a60:	af02      	add	r7, sp, #8
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	603b      	str	r3, [r7, #0]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	71fb      	strb	r3, [r7, #7]
	if (ascii < 0x21 && ascii > 0x7F) {
 8003a6c:	79fb      	ldrb	r3, [r7, #7]
 8003a6e:	2b20      	cmp	r3, #32
 8003a70:	d803      	bhi.n	8003a7a <EPD_Dis_ascii_short+0x1e>
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	db2e      	blt.n	8003ad8 <EPD_Dis_ascii_short+0x7c>
		return;
	}
	switch (size) {
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b10      	cmp	r3, #16
 8003a7e:	d003      	beq.n	8003a88 <EPD_Dis_ascii_short+0x2c>
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	2b20      	cmp	r3, #32
 8003a84:	d014      	beq.n	8003ab0 <EPD_Dis_ascii_short+0x54>
		unsigned char font_out_32[128];
		EPD_run_length_decode(ascii_32_short, font_out_32, ascii, 32);
		EPD_Dis_Part(h_start, v_start, font_out_32, 32, 32, mode);
		break;
	default:
		break;
 8003a86:	e028      	b.n	8003ada <EPD_Dis_ascii_short+0x7e>
		EPD_run_length_decode(ascii_16_short, font_out_16, ascii, 16);
 8003a88:	79fa      	ldrb	r2, [r7, #7]
 8003a8a:	f107 0110 	add.w	r1, r7, #16
 8003a8e:	2310      	movs	r3, #16
 8003a90:	4813      	ldr	r0, [pc, #76]	@ (8003ae0 <EPD_Dis_ascii_short+0x84>)
 8003a92:	f000 f87d 	bl	8003b90 <EPD_run_length_decode>
		EPD_Dis_Part(h_start, v_start, font_out_16, 16, 16, mode);
 8003a96:	f107 0210 	add.w	r2, r7, #16
 8003a9a:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	2310      	movs	r3, #16
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	68b9      	ldr	r1, [r7, #8]
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f7ff fecd 	bl	8003848 <EPD_Dis_Part>
		break;
 8003aae:	e014      	b.n	8003ada <EPD_Dis_ascii_short+0x7e>
		EPD_run_length_decode(ascii_32_short, font_out_32, ascii, 32);
 8003ab0:	79fa      	ldrb	r2, [r7, #7]
 8003ab2:	f107 0110 	add.w	r1, r7, #16
 8003ab6:	2320      	movs	r3, #32
 8003ab8:	480a      	ldr	r0, [pc, #40]	@ (8003ae4 <EPD_Dis_ascii_short+0x88>)
 8003aba:	f000 f869 	bl	8003b90 <EPD_run_length_decode>
		EPD_Dis_Part(h_start, v_start, font_out_32, 32, 32, mode);
 8003abe:	f107 0210 	add.w	r2, r7, #16
 8003ac2:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	2320      	movs	r3, #32
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	2320      	movs	r3, #32
 8003ace:	68b9      	ldr	r1, [r7, #8]
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f7ff feb9 	bl	8003848 <EPD_Dis_Part>
		break;
 8003ad6:	e000      	b.n	8003ada <EPD_Dis_ascii_short+0x7e>
		return;
 8003ad8:	bf00      	nop
	}

}
 8003ada:	3790      	adds	r7, #144	@ 0x90
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	0800de5c 	.word	0x0800de5c
 8003ae4:	0800e5ec 	.word	0x0800e5ec

08003ae8 <EPD_Dis_string>:
 *  		string
 *  		size 1632
 *  		mode NEGPOSOFF
 */
void EPD_Dis_string(int h_start, int v_start, const char *str, int size,
		unsigned char mode) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
	int pianyi_r = 5;
 8003af6:	2305      	movs	r3, #5
 8003af8:	613b      	str	r3, [r7, #16]
	for (int i = 0; str[i] != '\0'; i++) {
 8003afa:	2300      	movs	r3, #0
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	e01d      	b.n	8003b3c <EPD_Dis_string+0x54>
		EPD_Dis_ascii_short(h_start + (size - size / 16 * pianyi_r) * i,
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	da00      	bge.n	8003b08 <EPD_Dis_string+0x20>
 8003b06:	330f      	adds	r3, #15
 8003b08:	111b      	asrs	r3, r3, #4
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	fb03 f202 	mul.w	r2, r3, r2
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	18d0      	adds	r0, r2, r3
				v_start, str[i], size, mode);
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	4413      	add	r3, r2
		EPD_Dis_ascii_short(h_start + (size - size / 16 * pianyi_r) * i,
 8003b26:	781a      	ldrb	r2, [r3, #0]
 8003b28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	68b9      	ldr	r1, [r7, #8]
 8003b32:	f7ff ff93 	bl	8003a5c <EPD_Dis_ascii_short>
	for (int i = 0; str[i] != '\0'; i++) {
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	4413      	add	r3, r2
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1db      	bne.n	8003b00 <EPD_Dis_string+0x18>
	}

}
 8003b48:	bf00      	nop
 8003b4a:	bf00      	nop
 8003b4c:	3718      	adds	r7, #24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <EPD_Dis_power>:
 * @param
 * 			h_startx
 * 			v_starty
 * 			power 0-4
 */
void EPD_Dis_power(int h_start, int v_start, int power) {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af02      	add	r7, sp, #8
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
	EPD_Dis_Part(h_start, v_start, gImage_square+177*(4-power), 59, 24, NEG);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f1c3 0304 	rsb	r3, r3, #4
 8003b66:	22b1      	movs	r2, #177	@ 0xb1
 8003b68:	fb02 f303 	mul.w	r3, r2, r3
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4b07      	ldr	r3, [pc, #28]	@ (8003b8c <EPD_Dis_power+0x38>)
 8003b70:	441a      	add	r2, r3
 8003b72:	2302      	movs	r3, #2
 8003b74:	9301      	str	r3, [sp, #4]
 8003b76:	2318      	movs	r3, #24
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	233b      	movs	r3, #59	@ 0x3b
 8003b7c:	68b9      	ldr	r1, [r7, #8]
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f7ff fe62 	bl	8003848 <EPD_Dis_Part>
}
 8003b84:	bf00      	nop
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	0800ff40 	.word	0x0800ff40

08003b90 <EPD_run_length_decode>:
 * 			charr
 * 			size16 or 32
 *
 */
void EPD_run_length_decode(const unsigned char *ascii, unsigned char *font_out,
		char charr, int size) {
 8003b90:	b480      	push	{r7}
 8003b92:	b08d      	sub	sp, #52	@ 0x34
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	603b      	str	r3, [r7, #0]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	71fb      	strb	r3, [r7, #7]
	int char_num = size * size / 8;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	fb03 f303 	mul.w	r3, r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	da00      	bge.n	8003bac <EPD_run_length_decode+0x1c>
 8003baa:	3307      	adds	r3, #7
 8003bac:	10db      	asrs	r3, r3, #3
 8003bae:	61fb      	str	r3, [r7, #28]
	int start_slid = (charr - 0x21) * char_num;
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	f1a3 0221 	sub.w	r2, r3, #33	@ 0x21
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	fb02 f303 	mul.w	r3, r2, r3
 8003bbc:	61bb      	str	r3, [r7, #24]
	int slid_count = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int output_index = 0; 									// font_out
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
	int i = 0; 												// ascii
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	627b      	str	r3, [r7, #36]	@ 0x24

	while (slid_count < start_slid) {
 8003bca:	e019      	b.n	8003c00 <EPD_run_length_decode+0x70>
		unsigned char count_or_value = ascii[i++];
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	1c5a      	adds	r2, r3, #1
 8003bd0:	627a      	str	r2, [r7, #36]	@ 0x24
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	753b      	strb	r3, [r7, #20]
		if (count_or_value == 0x00) {
 8003bdc:	7d3b      	ldrb	r3, [r7, #20]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10b      	bne.n	8003bfa <EPD_run_length_decode+0x6a>
			// 0x00
			slid_count += ascii[i++];
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	627a      	str	r2, [r7, #36]	@ 0x24
 8003be8:	461a      	mov	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	4413      	add	r3, r2
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf4:	4413      	add	r3, r2
 8003bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bf8:	e002      	b.n	8003c00 <EPD_run_length_decode+0x70>
		} else {
			// 0x00font_out
			slid_count += 1;
 8003bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (slid_count < start_slid) {
 8003c00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	dbe1      	blt.n	8003bcc <EPD_run_length_decode+0x3c>
		}
	}
	while (output_index < char_num) {
 8003c08:	e033      	b.n	8003c72 <EPD_run_length_decode+0xe2>
		unsigned char count_or_value = ascii[i++];
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	1c5a      	adds	r2, r3, #1
 8003c0e:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c10:	461a      	mov	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4413      	add	r3, r2
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	75fb      	strb	r3, [r7, #23]
		if (count_or_value == 0x00) {
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d120      	bne.n	8003c62 <EPD_run_length_decode+0xd2>
			// 0x00
			unsigned char repeat_count = ascii[i++];
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c26:	461a      	mov	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	75bb      	strb	r3, [r7, #22]
			unsigned char fill_value = 0x00; 					// 0x00
 8003c30:	2300      	movs	r3, #0
 8003c32:	757b      	strb	r3, [r7, #21]

			// repeat_countfont_out
			for (int j = 0; j < repeat_count && output_index < char_num; j++) {
 8003c34:	2300      	movs	r3, #0
 8003c36:	623b      	str	r3, [r7, #32]
 8003c38:	e00a      	b.n	8003c50 <EPD_run_length_decode+0xc0>
				font_out[output_index++] = fill_value;
 8003c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c40:	461a      	mov	r2, r3
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	4413      	add	r3, r2
 8003c46:	7d7a      	ldrb	r2, [r7, #21]
 8003c48:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < repeat_count && output_index < char_num; j++) {
 8003c4a:	6a3b      	ldr	r3, [r7, #32]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	623b      	str	r3, [r7, #32]
 8003c50:	7dbb      	ldrb	r3, [r7, #22]
 8003c52:	6a3a      	ldr	r2, [r7, #32]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	da0c      	bge.n	8003c72 <EPD_run_length_decode+0xe2>
 8003c58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	dbec      	blt.n	8003c3a <EPD_run_length_decode+0xaa>
 8003c60:	e007      	b.n	8003c72 <EPD_run_length_decode+0xe2>
			}
		} else {
			// 0x00font_out
			font_out[output_index++] = count_or_value;
 8003c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c64:	1c5a      	adds	r2, r3, #1
 8003c66:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c68:	461a      	mov	r2, r3
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	7dfa      	ldrb	r2, [r7, #23]
 8003c70:	701a      	strb	r2, [r3, #0]
	while (output_index < char_num) {
 8003c72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	dbc7      	blt.n	8003c0a <EPD_run_length_decode+0x7a>
		}
	}
}
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	3734      	adds	r7, #52	@ 0x34
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr
	...

08003c88 <ds1032_DATAOUT_init>:
#include "ds1302.h"
volatile TIMEData Time_now;
uint8_t read_time[7];

void ds1032_DATAOUT_init() //I/O
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003c8e:	f107 0308 	add.w	r3, r7, #8
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	605a      	str	r2, [r3, #4]
 8003c98:	609a      	str	r2, [r3, #8]
 8003c9a:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003cdc <ds1032_DATAOUT_init+0x54>)
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	4a0e      	ldr	r2, [pc, #56]	@ (8003cdc <ds1032_DATAOUT_init+0x54>)
 8003ca2:	f043 0308 	orr.w	r3, r3, #8
 8003ca6:	6193      	str	r3, [r2, #24]
 8003ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cdc <ds1032_DATAOUT_init+0x54>)
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	607b      	str	r3, [r7, #4]
 8003cb2:	687b      	ldr	r3, [r7, #4]
	/*Configure GPIO pin Output Level */
//	HAL_GPIO_WritePin(GPIOB, DS1302_DATA_Pin, GPIO_PIN_RESET);

	GPIO_InitStruct.Pin = DS1302_DATA_Pin;
 8003cb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cb8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cc6:	f107 0308 	add.w	r3, r7, #8
 8003cca:	4619      	mov	r1, r3
 8003ccc:	4804      	ldr	r0, [pc, #16]	@ (8003ce0 <ds1032_DATAOUT_init+0x58>)
 8003cce:	f7fd fde1 	bl	8001894 <HAL_GPIO_Init>
}
 8003cd2:	bf00      	nop
 8003cd4:	3718      	adds	r7, #24
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40010c00 	.word	0x40010c00

08003ce4 <ds1032_DATAINPUT_init>:

void ds1032_DATAINPUT_init() //I/O
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003cea:	f107 0308 	add.w	r3, r7, #8
 8003cee:	2200      	movs	r2, #0
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	605a      	str	r2, [r3, #4]
 8003cf4:	609a      	str	r2, [r3, #8]
 8003cf6:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8003d34 <ds1032_DATAINPUT_init+0x50>)
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8003d34 <ds1032_DATAINPUT_init+0x50>)
 8003cfe:	f043 0308 	orr.w	r3, r3, #8
 8003d02:	6193      	str	r3, [r2, #24]
 8003d04:	4b0b      	ldr	r3, [pc, #44]	@ (8003d34 <ds1032_DATAINPUT_init+0x50>)
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	607b      	str	r3, [r7, #4]
 8003d0e:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = DS1302_DATA_Pin;
 8003d10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d14:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DS1302_DATA_GPIO_Port, &GPIO_InitStruct);
 8003d1e:	f107 0308 	add.w	r3, r7, #8
 8003d22:	4619      	mov	r1, r3
 8003d24:	4804      	ldr	r0, [pc, #16]	@ (8003d38 <ds1032_DATAINPUT_init+0x54>)
 8003d26:	f7fd fdb5 	bl	8001894 <HAL_GPIO_Init>
}
 8003d2a:	bf00      	nop
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40021000 	.word	0x40021000
 8003d38:	40010c00 	.word	0x40010c00

08003d3c <ds1302_write_onebyte>:

void ds1302_write_onebyte(uint8_t data) //DS1302
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	71fb      	strb	r3, [r7, #7]
	ds1032_DATAOUT_init();
 8003d46:	f7ff ff9f 	bl	8003c88 <ds1032_DATAOUT_init>
	uint8_t count = 0;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	73fb      	strb	r3, [r7, #15]
	SCLK_L;
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d54:	4818      	ldr	r0, [pc, #96]	@ (8003db8 <ds1302_write_onebyte+0x7c>)
 8003d56:	f7fd ff38 	bl	8001bca <HAL_GPIO_WritePin>
	for (count = 0; count < 8; count++) {
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	73fb      	strb	r3, [r7, #15]
 8003d5e:	e023      	b.n	8003da8 <ds1302_write_onebyte+0x6c>
		SCLK_L;
 8003d60:	2200      	movs	r2, #0
 8003d62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d66:	4814      	ldr	r0, [pc, #80]	@ (8003db8 <ds1302_write_onebyte+0x7c>)
 8003d68:	f7fd ff2f 	bl	8001bca <HAL_GPIO_WritePin>
		if (data & 0x01) {
 8003d6c:	79fb      	ldrb	r3, [r7, #7]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d006      	beq.n	8003d84 <ds1302_write_onebyte+0x48>
			DATA_H;
 8003d76:	2201      	movs	r2, #1
 8003d78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d7c:	480e      	ldr	r0, [pc, #56]	@ (8003db8 <ds1302_write_onebyte+0x7c>)
 8003d7e:	f7fd ff24 	bl	8001bca <HAL_GPIO_WritePin>
 8003d82:	e005      	b.n	8003d90 <ds1302_write_onebyte+0x54>
		} else {
			DATA_L;
 8003d84:	2200      	movs	r2, #0
 8003d86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d8a:	480b      	ldr	r0, [pc, #44]	@ (8003db8 <ds1302_write_onebyte+0x7c>)
 8003d8c:	f7fd ff1d 	bl	8001bca <HAL_GPIO_WritePin>
		} //
		SCLK_H; //
 8003d90:	2201      	movs	r2, #1
 8003d92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d96:	4808      	ldr	r0, [pc, #32]	@ (8003db8 <ds1302_write_onebyte+0x7c>)
 8003d98:	f7fd ff17 	bl	8001bca <HAL_GPIO_WritePin>
		data >>= 1;
 8003d9c:	79fb      	ldrb	r3, [r7, #7]
 8003d9e:	085b      	lsrs	r3, r3, #1
 8003da0:	71fb      	strb	r3, [r7, #7]
	for (count = 0; count < 8; count++) {
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	3301      	adds	r3, #1
 8003da6:	73fb      	strb	r3, [r7, #15]
 8003da8:	7bfb      	ldrb	r3, [r7, #15]
 8003daa:	2b07      	cmp	r3, #7
 8003dac:	d9d8      	bls.n	8003d60 <ds1302_write_onebyte+0x24>
	}
}
 8003dae:	bf00      	nop
 8003db0:	bf00      	nop
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40010c00 	.word	0x40010c00

08003dbc <ds1302_wirte_rig>:

void ds1302_wirte_rig(uint8_t address, uint8_t data) //
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	460a      	mov	r2, r1
 8003dc6:	71fb      	strb	r3, [r7, #7]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	71bb      	strb	r3, [r7, #6]
	uint8_t temp1 = address;
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	73fb      	strb	r3, [r7, #15]
	uint8_t temp2 = data;
 8003dd0:	79bb      	ldrb	r3, [r7, #6]
 8003dd2:	73bb      	strb	r3, [r7, #14]
	CE_L;
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003dda:	4818      	ldr	r0, [pc, #96]	@ (8003e3c <ds1302_wirte_rig+0x80>)
 8003ddc:	f7fd fef5 	bl	8001bca <HAL_GPIO_WritePin>
	SCLK_L;
 8003de0:	2200      	movs	r2, #0
 8003de2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003de6:	4816      	ldr	r0, [pc, #88]	@ (8003e40 <ds1302_wirte_rig+0x84>)
 8003de8:	f7fd feef 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8003dec:	2001      	movs	r0, #1
 8003dee:	f7fd fb9b 	bl	8001528 <HAL_Delay>
	CE_H;
 8003df2:	2201      	movs	r2, #1
 8003df4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003df8:	4810      	ldr	r0, [pc, #64]	@ (8003e3c <ds1302_wirte_rig+0x80>)
 8003dfa:	f7fd fee6 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8003dfe:	2002      	movs	r0, #2
 8003e00:	f7fd fb92 	bl	8001528 <HAL_Delay>
	ds1302_write_onebyte(temp1);
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7ff ff98 	bl	8003d3c <ds1302_write_onebyte>
	ds1302_write_onebyte(temp2);
 8003e0c:	7bbb      	ldrb	r3, [r7, #14]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7ff ff94 	bl	8003d3c <ds1302_write_onebyte>
	CE_L;
 8003e14:	2200      	movs	r2, #0
 8003e16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003e1a:	4808      	ldr	r0, [pc, #32]	@ (8003e3c <ds1302_wirte_rig+0x80>)
 8003e1c:	f7fd fed5 	bl	8001bca <HAL_GPIO_WritePin>
	SCLK_L;
 8003e20:	2200      	movs	r2, #0
 8003e22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e26:	4806      	ldr	r0, [pc, #24]	@ (8003e40 <ds1302_wirte_rig+0x84>)
 8003e28:	f7fd fecf 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8003e2c:	2002      	movs	r0, #2
 8003e2e:	f7fd fb7b 	bl	8001528 <HAL_Delay>
}
 8003e32:	bf00      	nop
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	40011000 	.word	0x40011000
 8003e40:	40010c00 	.word	0x40010c00

08003e44 <ds1302_read_rig>:

uint8_t ds1302_read_rig(uint8_t address) //
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp3 = address;
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	737b      	strb	r3, [r7, #13]
	uint8_t count = 0;
 8003e52:	2300      	movs	r3, #0
 8003e54:	73fb      	strb	r3, [r7, #15]
	uint8_t return_data = 0x00;
 8003e56:	2300      	movs	r3, #0
 8003e58:	73bb      	strb	r3, [r7, #14]
	CE_L;
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003e60:	482f      	ldr	r0, [pc, #188]	@ (8003f20 <ds1302_read_rig+0xdc>)
 8003e62:	f7fd feb2 	bl	8001bca <HAL_GPIO_WritePin>
	SCLK_L;
 8003e66:	2200      	movs	r2, #0
 8003e68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e6c:	482d      	ldr	r0, [pc, #180]	@ (8003f24 <ds1302_read_rig+0xe0>)
 8003e6e:	f7fd feac 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(3);
 8003e72:	2003      	movs	r0, #3
 8003e74:	f7fd fb58 	bl	8001528 <HAL_Delay>
	CE_H;
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003e7e:	4828      	ldr	r0, [pc, #160]	@ (8003f20 <ds1302_read_rig+0xdc>)
 8003e80:	f7fd fea3 	bl	8001bca <HAL_GPIO_WritePin>
	HAL_Delay(3);
 8003e84:	2003      	movs	r0, #3
 8003e86:	f7fd fb4f 	bl	8001528 <HAL_Delay>
	ds1302_write_onebyte(temp3);
 8003e8a:	7b7b      	ldrb	r3, [r7, #13]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff ff55 	bl	8003d3c <ds1302_write_onebyte>
	ds1032_DATAINPUT_init(); //I/O
 8003e92:	f7ff ff27 	bl	8003ce4 <ds1032_DATAINPUT_init>
	HAL_Delay(2);
 8003e96:	2002      	movs	r0, #2
 8003e98:	f7fd fb46 	bl	8001528 <HAL_Delay>
	for (count = 0; count < 8; count++) {
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	73fb      	strb	r3, [r7, #15]
 8003ea0:	e026      	b.n	8003ef0 <ds1302_read_rig+0xac>
		HAL_Delay(2); //
 8003ea2:	2002      	movs	r0, #2
 8003ea4:	f7fd fb40 	bl	8001528 <HAL_Delay>
		return_data >>= 1;
 8003ea8:	7bbb      	ldrb	r3, [r7, #14]
 8003eaa:	085b      	lsrs	r3, r3, #1
 8003eac:	73bb      	strb	r3, [r7, #14]
		SCLK_H;
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003eb4:	481b      	ldr	r0, [pc, #108]	@ (8003f24 <ds1302_read_rig+0xe0>)
 8003eb6:	f7fd fe88 	bl	8001bca <HAL_GPIO_WritePin>
		HAL_Delay(4); //
 8003eba:	2004      	movs	r0, #4
 8003ebc:	f7fd fb34 	bl	8001528 <HAL_Delay>
		SCLK_L;
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ec6:	4817      	ldr	r0, [pc, #92]	@ (8003f24 <ds1302_read_rig+0xe0>)
 8003ec8:	f7fd fe7f 	bl	8001bca <HAL_GPIO_WritePin>
		HAL_Delay(5); //14us
 8003ecc:	2005      	movs	r0, #5
 8003ece:	f7fd fb2b 	bl	8001528 <HAL_Delay>
		if (HAL_GPIO_ReadPin(DS1302_DATA_GPIO_Port, DS1302_DATA_Pin)) {
 8003ed2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003ed6:	4813      	ldr	r0, [pc, #76]	@ (8003f24 <ds1302_read_rig+0xe0>)
 8003ed8:	f7fd fe60 	bl	8001b9c <HAL_GPIO_ReadPin>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <ds1302_read_rig+0xa6>
			return_data = return_data | 0x80;
 8003ee2:	7bbb      	ldrb	r3, [r7, #14]
 8003ee4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ee8:	73bb      	strb	r3, [r7, #14]
	for (count = 0; count < 8; count++) {
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	3301      	adds	r3, #1
 8003eee:	73fb      	strb	r3, [r7, #15]
 8003ef0:	7bfb      	ldrb	r3, [r7, #15]
 8003ef2:	2b07      	cmp	r3, #7
 8003ef4:	d9d5      	bls.n	8003ea2 <ds1302_read_rig+0x5e>
		}

	}
	HAL_Delay(2);
 8003ef6:	2002      	movs	r0, #2
 8003ef8:	f7fd fb16 	bl	8001528 <HAL_Delay>
	CE_L;
 8003efc:	2200      	movs	r2, #0
 8003efe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003f02:	4807      	ldr	r0, [pc, #28]	@ (8003f20 <ds1302_read_rig+0xdc>)
 8003f04:	f7fd fe61 	bl	8001bca <HAL_GPIO_WritePin>
	DATA_L;
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003f0e:	4805      	ldr	r0, [pc, #20]	@ (8003f24 <ds1302_read_rig+0xe0>)
 8003f10:	f7fd fe5b 	bl	8001bca <HAL_GPIO_WritePin>
	return return_data;
 8003f14:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40011000 	.word	0x40011000
 8003f24:	40010c00 	.word	0x40010c00

08003f28 <ds1032_update>:
	ds1302_wirte_rig(0x8a, 0x07); //days
	ds1302_wirte_rig(0x8c, 0x25); //year2024
	ds1302_wirte_rig(0x8e, 0x80); //
}

void ds1032_update(TIMEData time) {
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	463b      	mov	r3, r7
 8003f30:	e883 0003 	stmia.w	r3, {r0, r1}
	ds1302_wirte_rig(0x8e, 0x00); //
 8003f34:	2100      	movs	r1, #0
 8003f36:	208e      	movs	r0, #142	@ 0x8e
 8003f38:	f7ff ff40 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x80, int_to_bcd(time.second)); //seconds
 8003f3c:	79bb      	ldrb	r3, [r7, #6]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 f904 	bl	800414c <int_to_bcd>
 8003f44:	4603      	mov	r3, r0
 8003f46:	4619      	mov	r1, r3
 8003f48:	2080      	movs	r0, #128	@ 0x80
 8003f4a:	f7ff ff37 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x82, int_to_bcd(time.minute)); //minutes
 8003f4e:	797b      	ldrb	r3, [r7, #5]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 f8fb 	bl	800414c <int_to_bcd>
 8003f56:	4603      	mov	r3, r0
 8003f58:	4619      	mov	r1, r3
 8003f5a:	2082      	movs	r0, #130	@ 0x82
 8003f5c:	f7ff ff2e 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x84, int_to_bcd(time.hour)); //hours
 8003f60:	793b      	ldrb	r3, [r7, #4]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 f8f2 	bl	800414c <int_to_bcd>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	2084      	movs	r0, #132	@ 0x84
 8003f6e:	f7ff ff25 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x86, int_to_bcd(time.day)); //date
 8003f72:	78fb      	ldrb	r3, [r7, #3]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 f8e9 	bl	800414c <int_to_bcd>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	2086      	movs	r0, #134	@ 0x86
 8003f80:	f7ff ff1c 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x88, int_to_bcd(time.month)); //months
 8003f84:	78bb      	ldrb	r3, [r7, #2]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f8e0 	bl	800414c <int_to_bcd>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	4619      	mov	r1, r3
 8003f90:	2088      	movs	r0, #136	@ 0x88
 8003f92:	f7ff ff13 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x8a, 0x07); //days
 8003f96:	2107      	movs	r1, #7
 8003f98:	208a      	movs	r0, #138	@ 0x8a
 8003f9a:	f7ff ff0f 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x8c, int_to_bcd(time.year%100)); //year
 8003f9e:	883b      	ldrh	r3, [r7, #0]
 8003fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8003fd8 <ds1032_update+0xb0>)
 8003fa2:	fba2 1203 	umull	r1, r2, r2, r3
 8003fa6:	0952      	lsrs	r2, r2, #5
 8003fa8:	2164      	movs	r1, #100	@ 0x64
 8003faa:	fb01 f202 	mul.w	r2, r1, r2
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f000 f8ca 	bl	800414c <int_to_bcd>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	4619      	mov	r1, r3
 8003fbc:	208c      	movs	r0, #140	@ 0x8c
 8003fbe:	f7ff fefd 	bl	8003dbc <ds1302_wirte_rig>
	ds1302_wirte_rig(0x8e, 0x80); //
 8003fc2:	2180      	movs	r1, #128	@ 0x80
 8003fc4:	208e      	movs	r0, #142	@ 0x8e
 8003fc6:	f7ff fef9 	bl	8003dbc <ds1302_wirte_rig>
	HAL_Delay(10);
 8003fca:	200a      	movs	r0, #10
 8003fcc:	f7fd faac 	bl	8001528 <HAL_Delay>
}
 8003fd0:	bf00      	nop
 8003fd2:	3708      	adds	r7, #8
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	51eb851f 	.word	0x51eb851f

08003fdc <ds1032_read_time>:

void ds1032_read_time() {
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
	read_time[0] = ds1302_read_rig(0x81); //
 8003fe0:	2081      	movs	r0, #129	@ 0x81
 8003fe2:	f7ff ff2f 	bl	8003e44 <ds1302_read_rig>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	461a      	mov	r2, r3
 8003fea:	4b17      	ldr	r3, [pc, #92]	@ (8004048 <ds1032_read_time+0x6c>)
 8003fec:	701a      	strb	r2, [r3, #0]
	read_time[1] = ds1302_read_rig(0x83); //
 8003fee:	2083      	movs	r0, #131	@ 0x83
 8003ff0:	f7ff ff28 	bl	8003e44 <ds1302_read_rig>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	4b13      	ldr	r3, [pc, #76]	@ (8004048 <ds1032_read_time+0x6c>)
 8003ffa:	705a      	strb	r2, [r3, #1]
	read_time[2] = ds1302_read_rig(0x85); //
 8003ffc:	2085      	movs	r0, #133	@ 0x85
 8003ffe:	f7ff ff21 	bl	8003e44 <ds1302_read_rig>
 8004002:	4603      	mov	r3, r0
 8004004:	461a      	mov	r2, r3
 8004006:	4b10      	ldr	r3, [pc, #64]	@ (8004048 <ds1032_read_time+0x6c>)
 8004008:	709a      	strb	r2, [r3, #2]
	read_time[3] = ds1302_read_rig(0x87); //
 800400a:	2087      	movs	r0, #135	@ 0x87
 800400c:	f7ff ff1a 	bl	8003e44 <ds1302_read_rig>
 8004010:	4603      	mov	r3, r0
 8004012:	461a      	mov	r2, r3
 8004014:	4b0c      	ldr	r3, [pc, #48]	@ (8004048 <ds1032_read_time+0x6c>)
 8004016:	70da      	strb	r2, [r3, #3]
	read_time[4] = ds1302_read_rig(0x89); //
 8004018:	2089      	movs	r0, #137	@ 0x89
 800401a:	f7ff ff13 	bl	8003e44 <ds1302_read_rig>
 800401e:	4603      	mov	r3, r0
 8004020:	461a      	mov	r2, r3
 8004022:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <ds1032_read_time+0x6c>)
 8004024:	711a      	strb	r2, [r3, #4]
	read_time[5] = ds1302_read_rig(0x8B); //
 8004026:	208b      	movs	r0, #139	@ 0x8b
 8004028:	f7ff ff0c 	bl	8003e44 <ds1302_read_rig>
 800402c:	4603      	mov	r3, r0
 800402e:	461a      	mov	r2, r3
 8004030:	4b05      	ldr	r3, [pc, #20]	@ (8004048 <ds1032_read_time+0x6c>)
 8004032:	715a      	strb	r2, [r3, #5]
	read_time[6] = ds1302_read_rig(0x8D); //
 8004034:	208d      	movs	r0, #141	@ 0x8d
 8004036:	f7ff ff05 	bl	8003e44 <ds1302_read_rig>
 800403a:	4603      	mov	r3, r0
 800403c:	461a      	mov	r2, r3
 800403e:	4b02      	ldr	r3, [pc, #8]	@ (8004048 <ds1032_read_time+0x6c>)
 8004040:	719a      	strb	r2, [r3, #6]
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000348 	.word	0x20000348

0800404c <ds1032_read_realTime>:

void ds1032_read_realTime() {
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
	ds1032_read_time();  //BCD10
 8004050:	f7ff ffc4 	bl	8003fdc <ds1032_read_time>
	Time_now.second = (read_time[0] >> 4) * 10 + (read_time[0] & 0x0f);
 8004054:	4b3b      	ldr	r3, [pc, #236]	@ (8004144 <ds1032_read_realTime+0xf8>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	091b      	lsrs	r3, r3, #4
 800405a:	b2db      	uxtb	r3, r3
 800405c:	461a      	mov	r2, r3
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	4413      	add	r3, r2
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	b2da      	uxtb	r2, r3
 8004066:	4b37      	ldr	r3, [pc, #220]	@ (8004144 <ds1032_read_realTime+0xf8>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	f003 030f 	and.w	r3, r3, #15
 800406e:	b2db      	uxtb	r3, r3
 8004070:	4413      	add	r3, r2
 8004072:	b2da      	uxtb	r2, r3
 8004074:	4b34      	ldr	r3, [pc, #208]	@ (8004148 <ds1032_read_realTime+0xfc>)
 8004076:	719a      	strb	r2, [r3, #6]
	Time_now.minute = ((read_time[1] >> 4) & (0x07)) * 10
 8004078:	4b32      	ldr	r3, [pc, #200]	@ (8004144 <ds1032_read_realTime+0xf8>)
 800407a:	785b      	ldrb	r3, [r3, #1]
			+ (read_time[1] & 0x0f);
 800407c:	091b      	lsrs	r3, r3, #4
 800407e:	b2db      	uxtb	r3, r3
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	b2db      	uxtb	r3, r3
 8004086:	461a      	mov	r2, r3
 8004088:	0092      	lsls	r2, r2, #2
 800408a:	4413      	add	r3, r2
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	b2da      	uxtb	r2, r3
 8004090:	4b2c      	ldr	r3, [pc, #176]	@ (8004144 <ds1032_read_realTime+0xf8>)
 8004092:	785b      	ldrb	r3, [r3, #1]
 8004094:	f003 030f 	and.w	r3, r3, #15
 8004098:	b2db      	uxtb	r3, r3
 800409a:	4413      	add	r3, r2
 800409c:	b2da      	uxtb	r2, r3
	Time_now.minute = ((read_time[1] >> 4) & (0x07)) * 10
 800409e:	4b2a      	ldr	r3, [pc, #168]	@ (8004148 <ds1032_read_realTime+0xfc>)
 80040a0:	715a      	strb	r2, [r3, #5]
	Time_now.hour = (read_time[2] >> 4) * 10 + (read_time[2] & 0x0f);
 80040a2:	4b28      	ldr	r3, [pc, #160]	@ (8004144 <ds1032_read_realTime+0xf8>)
 80040a4:	789b      	ldrb	r3, [r3, #2]
 80040a6:	091b      	lsrs	r3, r3, #4
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	461a      	mov	r2, r3
 80040ac:	0092      	lsls	r2, r2, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	4b23      	ldr	r3, [pc, #140]	@ (8004144 <ds1032_read_realTime+0xf8>)
 80040b6:	789b      	ldrb	r3, [r3, #2]
 80040b8:	f003 030f 	and.w	r3, r3, #15
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	4413      	add	r3, r2
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	4b21      	ldr	r3, [pc, #132]	@ (8004148 <ds1032_read_realTime+0xfc>)
 80040c4:	711a      	strb	r2, [r3, #4]
	Time_now.day = (read_time[3] >> 4) * 10 + (read_time[3] & 0x0f);
 80040c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004144 <ds1032_read_realTime+0xf8>)
 80040c8:	78db      	ldrb	r3, [r3, #3]
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	0092      	lsls	r2, r2, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004144 <ds1032_read_realTime+0xf8>)
 80040da:	78db      	ldrb	r3, [r3, #3]
 80040dc:	f003 030f 	and.w	r3, r3, #15
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	4413      	add	r3, r2
 80040e4:	b2da      	uxtb	r2, r3
 80040e6:	4b18      	ldr	r3, [pc, #96]	@ (8004148 <ds1032_read_realTime+0xfc>)
 80040e8:	70da      	strb	r2, [r3, #3]
	Time_now.month = (read_time[4] >> 4) * 10 + (read_time[4] & 0x0f);
 80040ea:	4b16      	ldr	r3, [pc, #88]	@ (8004144 <ds1032_read_realTime+0xf8>)
 80040ec:	791b      	ldrb	r3, [r3, #4]
 80040ee:	091b      	lsrs	r3, r3, #4
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	461a      	mov	r2, r3
 80040f4:	0092      	lsls	r2, r2, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	4b11      	ldr	r3, [pc, #68]	@ (8004144 <ds1032_read_realTime+0xf8>)
 80040fe:	791b      	ldrb	r3, [r3, #4]
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	b2db      	uxtb	r3, r3
 8004106:	4413      	add	r3, r2
 8004108:	b2da      	uxtb	r2, r3
 800410a:	4b0f      	ldr	r3, [pc, #60]	@ (8004148 <ds1032_read_realTime+0xfc>)
 800410c:	709a      	strb	r2, [r3, #2]
	Time_now.week = read_time[5];
 800410e:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <ds1032_read_realTime+0xf8>)
 8004110:	795a      	ldrb	r2, [r3, #5]
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <ds1032_read_realTime+0xfc>)
 8004114:	71da      	strb	r2, [r3, #7]
	Time_now.year = (read_time[6] >> 4) * 10 + (read_time[6] & 0x0f) + 2000;
 8004116:	4b0b      	ldr	r3, [pc, #44]	@ (8004144 <ds1032_read_realTime+0xf8>)
 8004118:	799b      	ldrb	r3, [r3, #6]
 800411a:	091b      	lsrs	r3, r3, #4
 800411c:	b2db      	uxtb	r3, r3
 800411e:	461a      	mov	r2, r3
 8004120:	0092      	lsls	r2, r2, #2
 8004122:	4413      	add	r3, r2
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <ds1032_read_realTime+0xf8>)
 800412a:	799b      	ldrb	r3, [r3, #6]
 800412c:	f003 030f 	and.w	r3, r3, #15
 8004130:	b29b      	uxth	r3, r3
 8004132:	4413      	add	r3, r2
 8004134:	b29b      	uxth	r3, r3
 8004136:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800413a:	b29a      	uxth	r2, r3
 800413c:	4b02      	ldr	r3, [pc, #8]	@ (8004148 <ds1032_read_realTime+0xfc>)
 800413e:	801a      	strh	r2, [r3, #0]
}
 8004140:	bf00      	nop
 8004142:	bd80      	pop	{r7, pc}
 8004144:	20000348 	.word	0x20000348
 8004148:	20000340 	.word	0x20000340

0800414c <int_to_bcd>:

uint8_t int_to_bcd(int num) {
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
    // 
	uint8_t tens = num / 10;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a11      	ldr	r2, [pc, #68]	@ (800419c <int_to_bcd+0x50>)
 8004158:	fb82 1203 	smull	r1, r2, r2, r3
 800415c:	1092      	asrs	r2, r2, #2
 800415e:	17db      	asrs	r3, r3, #31
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	73fb      	strb	r3, [r7, #15]
	uint8_t units = num % 10;
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	4b0d      	ldr	r3, [pc, #52]	@ (800419c <int_to_bcd+0x50>)
 8004168:	fb83 1302 	smull	r1, r3, r3, r2
 800416c:	1099      	asrs	r1, r3, #2
 800416e:	17d3      	asrs	r3, r2, #31
 8004170:	1ac9      	subs	r1, r1, r3
 8004172:	460b      	mov	r3, r1
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	440b      	add	r3, r1
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	1ad1      	subs	r1, r2, r3
 800417c:	460b      	mov	r3, r1
 800417e:	73bb      	strb	r3, [r7, #14]
    // 4BCD
    uint8_t bcd = (tens << 4) | units;
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	b25a      	sxtb	r2, r3
 8004186:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800418a:	4313      	orrs	r3, r2
 800418c:	b25b      	sxtb	r3, r3
 800418e:	737b      	strb	r3, [r7, #13]
    return bcd;
 8004190:	7b7b      	ldrb	r3, [r7, #13]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr
 800419c:	66666667 	.word	0x66666667

080041a0 <init>:
#include "myfreertos.h"


void init(){
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, rxBuffer, RTX_BUFFER_SIZE);		//
 80041a4:	2201      	movs	r2, #1
 80041a6:	4909      	ldr	r1, [pc, #36]	@ (80041cc <init+0x2c>)
 80041a8:	4809      	ldr	r0, [pc, #36]	@ (80041d0 <init+0x30>)
 80041aa:	f7fe fc84 	bl	8002ab6 <HAL_UART_Receive_IT>
	init_run();														//
 80041ae:	f000 fc89 	bl	8004ac4 <init_run>
    init_show();													//Epaper
 80041b2:	f000 fcff 	bl	8004bb4 <init_show>
//	ds1032_init();				     								//ds1302

    printf("task_init down!\n");
 80041b6:	4807      	ldr	r0, [pc, #28]	@ (80041d4 <init+0x34>)
 80041b8:	f006 f892 	bl	800a2e0 <puts>
    osThreadSuspend(TASK_INITHandle);								//
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <init+0x38>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4618      	mov	r0, r3
 80041c2:	f001 f8ef 	bl	80053a4 <osThreadSuspend>
}
 80041c6:	bf00      	nop
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20000350 	.word	0x20000350
 80041d0:	200002f4 	.word	0x200002f4
 80041d4:	0800dc94 	.word	0x0800dc94
 80041d8:	200001fc 	.word	0x200001fc

080041dc <read>:
char date[9];
char time[6];
volatile TIMEData temp_time;


void read() {
 80041dc:	b5b0      	push	{r4, r5, r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af04      	add	r7, sp, #16
	osSemaphoreAcquire(Binary_Sem_2Handle, osWaitForever);
 80041e2:	4b33      	ldr	r3, [pc, #204]	@ (80042b0 <read+0xd4>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f04f 31ff 	mov.w	r1, #4294967295
 80041ea:	4618      	mov	r0, r3
 80041ec:	f001 fb90 	bl	8005910 <osSemaphoreAcquire>
	uint32_t temp_event1=0;
 80041f0:	2300      	movs	r3, #0
 80041f2:	603b      	str	r3, [r7, #0]
	if (rxBuffer[0] != 0) { // 
 80041f4:	4b2f      	ldr	r3, [pc, #188]	@ (80042b4 <read+0xd8>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d018      	beq.n	800422e <read+0x52>
		printf("receive: %d\n",rxBuffer[0]);
 80041fc:	4b2d      	ldr	r3, [pc, #180]	@ (80042b4 <read+0xd8>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	4619      	mov	r1, r3
 8004202:	482d      	ldr	r0, [pc, #180]	@ (80042b8 <read+0xdc>)
 8004204:	f006 f804 	bl	800a210 <iprintf>
		vc02_msg = rxBuffer[0];
 8004208:	4b2a      	ldr	r3, [pc, #168]	@ (80042b4 <read+0xd8>)
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	461a      	mov	r2, r3
 800420e:	4b2b      	ldr	r3, [pc, #172]	@ (80042bc <read+0xe0>)
 8004210:	601a      	str	r2, [r3, #0]
		for(int i=0;i<RTX_BUFFER_SIZE;i++)
 8004212:	2300      	movs	r3, #0
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	e007      	b.n	8004228 <read+0x4c>
		{
			rxBuffer[i]=0;
 8004218:	4a26      	ldr	r2, [pc, #152]	@ (80042b4 <read+0xd8>)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4413      	add	r3, r2
 800421e:	2200      	movs	r2, #0
 8004220:	701a      	strb	r2, [r3, #0]
		for(int i=0;i<RTX_BUFFER_SIZE;i++)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	3301      	adds	r3, #1
 8004226:	607b      	str	r3, [r7, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	ddf4      	ble.n	8004218 <read+0x3c>
		}
	}
	temp_event1 = osEventFlagsWait(Event_01Handle, 1<<0, osFlagsWaitAny, 0);
 800422e:	4b24      	ldr	r3, [pc, #144]	@ (80042c0 <read+0xe4>)
 8004230:	6818      	ldr	r0, [r3, #0]
 8004232:	2300      	movs	r3, #0
 8004234:	2200      	movs	r2, #0
 8004236:	2101      	movs	r1, #1
 8004238:	f001 fa58 	bl	80056ec <osEventFlagsWait>
 800423c:	6038      	str	r0, [r7, #0]
	printf("read!...\n");
 800423e:	4821      	ldr	r0, [pc, #132]	@ (80042c4 <read+0xe8>)
 8004240:	f006 f84e 	bl	800a2e0 <puts>
	if(((temp_event1&(0x01<<0))==1)&&((int)temp_event1>0))
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d027      	beq.n	800429e <read+0xc2>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	dd24      	ble.n	800429e <read+0xc2>
	{
		printf("Event_01 :%d-%d-%d, %d:%d:%d \n",temp_time.year,temp_time.month,temp_time.day,temp_time.hour,temp_time.minute,temp_time.second);
 8004254:	4b1c      	ldr	r3, [pc, #112]	@ (80042c8 <read+0xec>)
 8004256:	881b      	ldrh	r3, [r3, #0]
 8004258:	b29b      	uxth	r3, r3
 800425a:	4618      	mov	r0, r3
 800425c:	4b1a      	ldr	r3, [pc, #104]	@ (80042c8 <read+0xec>)
 800425e:	789b      	ldrb	r3, [r3, #2]
 8004260:	b2db      	uxtb	r3, r3
 8004262:	461c      	mov	r4, r3
 8004264:	4b18      	ldr	r3, [pc, #96]	@ (80042c8 <read+0xec>)
 8004266:	78db      	ldrb	r3, [r3, #3]
 8004268:	b2db      	uxtb	r3, r3
 800426a:	461d      	mov	r5, r3
 800426c:	4b16      	ldr	r3, [pc, #88]	@ (80042c8 <read+0xec>)
 800426e:	791b      	ldrb	r3, [r3, #4]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	461a      	mov	r2, r3
 8004274:	4b14      	ldr	r3, [pc, #80]	@ (80042c8 <read+0xec>)
 8004276:	795b      	ldrb	r3, [r3, #5]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	4619      	mov	r1, r3
 800427c:	4b12      	ldr	r3, [pc, #72]	@ (80042c8 <read+0xec>)
 800427e:	799b      	ldrb	r3, [r3, #6]
 8004280:	b2db      	uxtb	r3, r3
 8004282:	9302      	str	r3, [sp, #8]
 8004284:	9101      	str	r1, [sp, #4]
 8004286:	9200      	str	r2, [sp, #0]
 8004288:	462b      	mov	r3, r5
 800428a:	4622      	mov	r2, r4
 800428c:	4601      	mov	r1, r0
 800428e:	480f      	ldr	r0, [pc, #60]	@ (80042cc <read+0xf0>)
 8004290:	f005 ffbe 	bl	800a210 <iprintf>
		ds1032_update(temp_time);
 8004294:	4b0c      	ldr	r3, [pc, #48]	@ (80042c8 <read+0xec>)
 8004296:	e893 0003 	ldmia.w	r3, {r0, r1}
 800429a:	f7ff fe45 	bl	8003f28 <ds1032_update>
//		ds1032_read_realTime();         //
//		osEventFlagsSet(Event_02Handle, 1<<0);		// 
	}
	ds1032_read_realTime();         //
 800429e:	f7ff fed5 	bl	800404c <ds1032_read_realTime>
	osDelay(10);
 80042a2:	200a      	movs	r0, #10
 80042a4:	f001 f8b2 	bl	800540c <osDelay>
}
 80042a8:	bf00      	nop
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bdb0      	pop	{r4, r5, r7, pc}
 80042b0:	20000214 	.word	0x20000214
 80042b4:	20000350 	.word	0x20000350
 80042b8:	0800dca4 	.word	0x0800dca4
 80042bc:	20000370 	.word	0x20000370
 80042c0:	20000218 	.word	0x20000218
 80042c4:	0800dcb4 	.word	0x0800dcb4
 80042c8:	20000368 	.word	0x20000368
 80042cc:	0800dcc0 	.word	0x0800dcc0

080042d0 <run>:
uint8_t temp_month=0;
uint8_t temp_day=0;
uint8_t temp_hour=0;
uint8_t temp_minite=0;

void run() {
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
	update_run();
 80042d4:	f000 f9c0 	bl	8004658 <update_run>
	osSemaphoreRelease(Binary_Sem_2Handle);
 80042d8:	4b07      	ldr	r3, [pc, #28]	@ (80042f8 <run+0x28>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4618      	mov	r0, r3
 80042de:	f001 fb7d 	bl	80059dc <osSemaphoreRelease>
	osSemaphoreRelease(Binary_Sem_1Handle);
 80042e2:	4b06      	ldr	r3, [pc, #24]	@ (80042fc <run+0x2c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f001 fb78 	bl	80059dc <osSemaphoreRelease>
	osDelay(10);
 80042ec:	200a      	movs	r0, #10
 80042ee:	f001 f88d 	bl	800540c <osDelay>
}
 80042f2:	bf00      	nop
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	20000214 	.word	0x20000214
 80042fc:	20000210 	.word	0x20000210

08004300 <isLeapYear>:

// 

bool isLeapYear(uint16_t year) {
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	80fb      	strh	r3, [r7, #6]
    if ((year % 4 == 0 && year % 100 != 0) || (year % 400 == 0)) {
 800430a:	88fb      	ldrh	r3, [r7, #6]
 800430c:	f003 0303 	and.w	r3, r3, #3
 8004310:	b29b      	uxth	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10b      	bne.n	800432e <isLeapYear+0x2e>
 8004316:	88fb      	ldrh	r3, [r7, #6]
 8004318:	4a0f      	ldr	r2, [pc, #60]	@ (8004358 <isLeapYear+0x58>)
 800431a:	fba2 1203 	umull	r1, r2, r2, r3
 800431e:	0952      	lsrs	r2, r2, #5
 8004320:	2164      	movs	r1, #100	@ 0x64
 8004322:	fb01 f202 	mul.w	r2, r1, r2
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10c      	bne.n	8004348 <isLeapYear+0x48>
 800432e:	88fb      	ldrh	r3, [r7, #6]
 8004330:	4a09      	ldr	r2, [pc, #36]	@ (8004358 <isLeapYear+0x58>)
 8004332:	fba2 1203 	umull	r1, r2, r2, r3
 8004336:	09d2      	lsrs	r2, r2, #7
 8004338:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800433c:	fb01 f202 	mul.w	r2, r1, r2
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	b29b      	uxth	r3, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <isLeapYear+0x4c>
        return true;
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <isLeapYear+0x4e>
    }
    return false;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr
 8004358:	51eb851f 	.word	0x51eb851f

0800435c <daysInMonth>:

// 
uint16_t daysInMonth(uint16_t year, uint16_t month) {
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	460a      	mov	r2, r1
 8004366:	80fb      	strh	r3, [r7, #6]
 8004368:	4613      	mov	r3, r2
 800436a:	80bb      	strh	r3, [r7, #4]
    switch (month) {
 800436c:	88bb      	ldrh	r3, [r7, #4]
 800436e:	2b0c      	cmp	r3, #12
 8004370:	bf8c      	ite	hi
 8004372:	2201      	movhi	r2, #1
 8004374:	2200      	movls	r2, #0
 8004376:	b2d2      	uxtb	r2, r2
 8004378:	2a00      	cmp	r2, #0
 800437a:	d12e      	bne.n	80043da <daysInMonth+0x7e>
 800437c:	2201      	movs	r2, #1
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	f241 52aa 	movw	r2, #5546	@ 0x15aa
 8004386:	401a      	ands	r2, r3
 8004388:	2a00      	cmp	r2, #0
 800438a:	bf14      	ite	ne
 800438c:	2201      	movne	r2, #1
 800438e:	2200      	moveq	r2, #0
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	2a00      	cmp	r2, #0
 8004394:	d112      	bne.n	80043bc <daysInMonth+0x60>
 8004396:	f403 6225 	and.w	r2, r3, #2640	@ 0xa50
 800439a:	2a00      	cmp	r2, #0
 800439c:	bf14      	ite	ne
 800439e:	2201      	movne	r2, #1
 80043a0:	2200      	moveq	r2, #0
 80043a2:	b2d2      	uxtb	r2, r2
 80043a4:	2a00      	cmp	r2, #0
 80043a6:	d10b      	bne.n	80043c0 <daysInMonth+0x64>
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	bf14      	ite	ne
 80043b0:	2301      	movne	r3, #1
 80043b2:	2300      	moveq	r3, #0
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d104      	bne.n	80043c4 <daysInMonth+0x68>
 80043ba:	e00e      	b.n	80043da <daysInMonth+0x7e>
        case 1: case 3: case 5: case 7: case 8: case 10: case 12:
            return 31;
 80043bc:	231f      	movs	r3, #31
 80043be:	e00d      	b.n	80043dc <daysInMonth+0x80>
        case 4: case 6: case 9: case 11:
            return 30;
 80043c0:	231e      	movs	r3, #30
 80043c2:	e00b      	b.n	80043dc <daysInMonth+0x80>
        case 2:
            return isLeapYear(year) ? 29 : 28;
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff ff9a 	bl	8004300 <isLeapYear>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <daysInMonth+0x7a>
 80043d2:	231d      	movs	r3, #29
 80043d4:	e002      	b.n	80043dc <daysInMonth+0x80>
 80043d6:	231c      	movs	r3, #28
 80043d8:	e000      	b.n	80043dc <daysInMonth+0x80>
        default:
            return 0; // 
 80043da:	2300      	movs	r3, #0
    }
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <daysFromBase>:

// 2000-01-01
uint16_t daysFromBase(uint16_t year, uint16_t month, uint16_t day) {
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	4603      	mov	r3, r0
 80043ec:	80fb      	strh	r3, [r7, #6]
 80043ee:	460b      	mov	r3, r1
 80043f0:	80bb      	strh	r3, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	807b      	strh	r3, [r7, #2]
    uint16_t days = 0;
 80043f6:	2300      	movs	r3, #0
 80043f8:	81fb      	strh	r3, [r7, #14]
    for (uint16_t y = 2000; y < year; y++) {
 80043fa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80043fe:	81bb      	strh	r3, [r7, #12]
 8004400:	e012      	b.n	8004428 <daysFromBase+0x44>
        days += isLeapYear(y) ? 366 : 365;
 8004402:	89bb      	ldrh	r3, [r7, #12]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ff7b 	bl	8004300 <isLeapYear>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d002      	beq.n	8004416 <daysFromBase+0x32>
 8004410:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8004414:	e001      	b.n	800441a <daysFromBase+0x36>
 8004416:	f240 136d 	movw	r3, #365	@ 0x16d
 800441a:	b29a      	uxth	r2, r3
 800441c:	89fb      	ldrh	r3, [r7, #14]
 800441e:	4413      	add	r3, r2
 8004420:	81fb      	strh	r3, [r7, #14]
    for (uint16_t y = 2000; y < year; y++) {
 8004422:	89bb      	ldrh	r3, [r7, #12]
 8004424:	3301      	adds	r3, #1
 8004426:	81bb      	strh	r3, [r7, #12]
 8004428:	89ba      	ldrh	r2, [r7, #12]
 800442a:	88fb      	ldrh	r3, [r7, #6]
 800442c:	429a      	cmp	r2, r3
 800442e:	d3e8      	bcc.n	8004402 <daysFromBase+0x1e>
    }
    for (uint16_t m = 1; m < month; m++) {
 8004430:	2301      	movs	r3, #1
 8004432:	817b      	strh	r3, [r7, #10]
 8004434:	e00d      	b.n	8004452 <daysFromBase+0x6e>
        days += daysInMonth(year, m);
 8004436:	897a      	ldrh	r2, [r7, #10]
 8004438:	88fb      	ldrh	r3, [r7, #6]
 800443a:	4611      	mov	r1, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff ff8d 	bl	800435c <daysInMonth>
 8004442:	4603      	mov	r3, r0
 8004444:	461a      	mov	r2, r3
 8004446:	89fb      	ldrh	r3, [r7, #14]
 8004448:	4413      	add	r3, r2
 800444a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t m = 1; m < month; m++) {
 800444c:	897b      	ldrh	r3, [r7, #10]
 800444e:	3301      	adds	r3, #1
 8004450:	817b      	strh	r3, [r7, #10]
 8004452:	897a      	ldrh	r2, [r7, #10]
 8004454:	88bb      	ldrh	r3, [r7, #4]
 8004456:	429a      	cmp	r2, r3
 8004458:	d3ed      	bcc.n	8004436 <daysFromBase+0x52>
    }
    days += day;
 800445a:	89fa      	ldrh	r2, [r7, #14]
 800445c:	887b      	ldrh	r3, [r7, #2]
 800445e:	4413      	add	r3, r2
 8004460:	81fb      	strh	r3, [r7, #14]
    return days;
 8004462:	89fb      	ldrh	r3, [r7, #14]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <date_diff>:

// 
int date_diff(TIMEData time1,TIMEData time2) {
 800446c:	b590      	push	{r4, r7, lr}
 800446e:	b089      	sub	sp, #36	@ 0x24
 8004470:	af00      	add	r7, sp, #0
 8004472:	f107 0408 	add.w	r4, r7, #8
 8004476:	e884 0003 	stmia.w	r4, {r0, r1}
 800447a:	4639      	mov	r1, r7
 800447c:	e881 000c 	stmia.w	r1, {r2, r3}
	if(time1.year!=0&&time2.year!=0)
 8004480:	893b      	ldrh	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d01f      	beq.n	80044c6 <date_diff+0x5a>
 8004486:	883b      	ldrh	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01c      	beq.n	80044c6 <date_diff+0x5a>
	{
	    int days1 = daysFromBase(time1.year, time1.month, time1.day);
 800448c:	893b      	ldrh	r3, [r7, #8]
 800448e:	7aba      	ldrb	r2, [r7, #10]
 8004490:	4611      	mov	r1, r2
 8004492:	7afa      	ldrb	r2, [r7, #11]
 8004494:	4618      	mov	r0, r3
 8004496:	f7ff ffa5 	bl	80043e4 <daysFromBase>
 800449a:	4603      	mov	r3, r0
 800449c:	61fb      	str	r3, [r7, #28]
	    int days2 = daysFromBase(time2.year, time2.month, time2.day);
 800449e:	883b      	ldrh	r3, [r7, #0]
 80044a0:	78ba      	ldrb	r2, [r7, #2]
 80044a2:	4611      	mov	r1, r2
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff ff9c 	bl	80043e4 <daysFromBase>
 80044ac:	4603      	mov	r3, r0
 80044ae:	61bb      	str	r3, [r7, #24]
	    int temp = days2 - days1;
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	617b      	str	r3, [r7, #20]
	    if (temp>0)
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	dd01      	ble.n	80044c2 <date_diff+0x56>
		{
	    	return temp;
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	e002      	b.n	80044c8 <date_diff+0x5c>
		}
	    else {
			return 0;
 80044c2:	2300      	movs	r3, #0
 80044c4:	e000      	b.n	80044c8 <date_diff+0x5c>
		}

	}
	else {
		return 0;
 80044c6:	2300      	movs	r3, #0
	}

}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3724      	adds	r7, #36	@ 0x24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd90      	pop	{r4, r7, pc}

080044d0 <update_time>:

void update_time()
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
	//  date 
	date[0] = (int8_t)(Time_now.year%100 / 10) + '0';
 80044d4:	4b5b      	ldr	r3, [pc, #364]	@ (8004644 <update_time+0x174>)
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	b29b      	uxth	r3, r3
 80044da:	4a5b      	ldr	r2, [pc, #364]	@ (8004648 <update_time+0x178>)
 80044dc:	fba2 1203 	umull	r1, r2, r2, r3
 80044e0:	0952      	lsrs	r2, r2, #5
 80044e2:	2164      	movs	r1, #100	@ 0x64
 80044e4:	fb01 f202 	mul.w	r2, r1, r2
 80044e8:	1a9b      	subs	r3, r3, r2
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	4a57      	ldr	r2, [pc, #348]	@ (800464c <update_time+0x17c>)
 80044ee:	fba2 2303 	umull	r2, r3, r2, r3
 80044f2:	08db      	lsrs	r3, r3, #3
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	3330      	adds	r3, #48	@ 0x30
 80044fa:	b2da      	uxtb	r2, r3
 80044fc:	4b54      	ldr	r3, [pc, #336]	@ (8004650 <update_time+0x180>)
 80044fe:	701a      	strb	r2, [r3, #0]
	date[1] = (int8_t)(Time_now.year%100 % 10) + '0';
 8004500:	4b50      	ldr	r3, [pc, #320]	@ (8004644 <update_time+0x174>)
 8004502:	881b      	ldrh	r3, [r3, #0]
 8004504:	b29b      	uxth	r3, r3
 8004506:	4a50      	ldr	r2, [pc, #320]	@ (8004648 <update_time+0x178>)
 8004508:	fba2 1203 	umull	r1, r2, r2, r3
 800450c:	0952      	lsrs	r2, r2, #5
 800450e:	2164      	movs	r1, #100	@ 0x64
 8004510:	fb01 f202 	mul.w	r2, r1, r2
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	b29a      	uxth	r2, r3
 8004518:	4b4c      	ldr	r3, [pc, #304]	@ (800464c <update_time+0x17c>)
 800451a:	fba3 1302 	umull	r1, r3, r3, r2
 800451e:	08d9      	lsrs	r1, r3, #3
 8004520:	460b      	mov	r3, r1
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	b29b      	uxth	r3, r3
 800452c:	b2db      	uxtb	r3, r3
 800452e:	3330      	adds	r3, #48	@ 0x30
 8004530:	b2da      	uxtb	r2, r3
 8004532:	4b47      	ldr	r3, [pc, #284]	@ (8004650 <update_time+0x180>)
 8004534:	705a      	strb	r2, [r3, #1]
	date[2] = '-';
 8004536:	4b46      	ldr	r3, [pc, #280]	@ (8004650 <update_time+0x180>)
 8004538:	222d      	movs	r2, #45	@ 0x2d
 800453a:	709a      	strb	r2, [r3, #2]
	date[3] = (int8_t)(Time_now.month / 10) + '0';
 800453c:	4b41      	ldr	r3, [pc, #260]	@ (8004644 <update_time+0x174>)
 800453e:	789b      	ldrb	r3, [r3, #2]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	4a42      	ldr	r2, [pc, #264]	@ (800464c <update_time+0x17c>)
 8004544:	fba2 2303 	umull	r2, r3, r2, r3
 8004548:	08db      	lsrs	r3, r3, #3
 800454a:	b2db      	uxtb	r3, r3
 800454c:	3330      	adds	r3, #48	@ 0x30
 800454e:	b2da      	uxtb	r2, r3
 8004550:	4b3f      	ldr	r3, [pc, #252]	@ (8004650 <update_time+0x180>)
 8004552:	70da      	strb	r2, [r3, #3]
	date[4] = (int8_t)(Time_now.month % 10) + '0';
 8004554:	4b3b      	ldr	r3, [pc, #236]	@ (8004644 <update_time+0x174>)
 8004556:	789b      	ldrb	r3, [r3, #2]
 8004558:	b2da      	uxtb	r2, r3
 800455a:	4b3c      	ldr	r3, [pc, #240]	@ (800464c <update_time+0x17c>)
 800455c:	fba3 1302 	umull	r1, r3, r3, r2
 8004560:	08d9      	lsrs	r1, r3, #3
 8004562:	460b      	mov	r3, r1
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	005b      	lsls	r3, r3, #1
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	b2db      	uxtb	r3, r3
 800456e:	3330      	adds	r3, #48	@ 0x30
 8004570:	b2da      	uxtb	r2, r3
 8004572:	4b37      	ldr	r3, [pc, #220]	@ (8004650 <update_time+0x180>)
 8004574:	711a      	strb	r2, [r3, #4]
	date[5] = '-';
 8004576:	4b36      	ldr	r3, [pc, #216]	@ (8004650 <update_time+0x180>)
 8004578:	222d      	movs	r2, #45	@ 0x2d
 800457a:	715a      	strb	r2, [r3, #5]
	date[6] = (int8_t)(Time_now.day / 10) + '0';
 800457c:	4b31      	ldr	r3, [pc, #196]	@ (8004644 <update_time+0x174>)
 800457e:	78db      	ldrb	r3, [r3, #3]
 8004580:	b2db      	uxtb	r3, r3
 8004582:	4a32      	ldr	r2, [pc, #200]	@ (800464c <update_time+0x17c>)
 8004584:	fba2 2303 	umull	r2, r3, r2, r3
 8004588:	08db      	lsrs	r3, r3, #3
 800458a:	b2db      	uxtb	r3, r3
 800458c:	3330      	adds	r3, #48	@ 0x30
 800458e:	b2da      	uxtb	r2, r3
 8004590:	4b2f      	ldr	r3, [pc, #188]	@ (8004650 <update_time+0x180>)
 8004592:	719a      	strb	r2, [r3, #6]
	date[7] = (int8_t)(Time_now.day % 10) + '0';
 8004594:	4b2b      	ldr	r3, [pc, #172]	@ (8004644 <update_time+0x174>)
 8004596:	78db      	ldrb	r3, [r3, #3]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	4b2c      	ldr	r3, [pc, #176]	@ (800464c <update_time+0x17c>)
 800459c:	fba3 1302 	umull	r1, r3, r3, r2
 80045a0:	08d9      	lsrs	r1, r3, #3
 80045a2:	460b      	mov	r3, r1
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	005b      	lsls	r3, r3, #1
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	3330      	adds	r3, #48	@ 0x30
 80045b0:	b2da      	uxtb	r2, r3
 80045b2:	4b27      	ldr	r3, [pc, #156]	@ (8004650 <update_time+0x180>)
 80045b4:	71da      	strb	r2, [r3, #7]
	date[8] = '\0'; //  date 
 80045b6:	4b26      	ldr	r3, [pc, #152]	@ (8004650 <update_time+0x180>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	721a      	strb	r2, [r3, #8]

	//  time  date 
	time[0] = (int8_t)(Time_now.hour / 10) + '0';
 80045bc:	4b21      	ldr	r3, [pc, #132]	@ (8004644 <update_time+0x174>)
 80045be:	791b      	ldrb	r3, [r3, #4]
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	4a22      	ldr	r2, [pc, #136]	@ (800464c <update_time+0x17c>)
 80045c4:	fba2 2303 	umull	r2, r3, r2, r3
 80045c8:	08db      	lsrs	r3, r3, #3
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	3330      	adds	r3, #48	@ 0x30
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	4b20      	ldr	r3, [pc, #128]	@ (8004654 <update_time+0x184>)
 80045d2:	701a      	strb	r2, [r3, #0]
	time[1] = (int8_t)(Time_now.hour % 10) + '0';
 80045d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004644 <update_time+0x174>)
 80045d6:	791b      	ldrb	r3, [r3, #4]
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	4b1c      	ldr	r3, [pc, #112]	@ (800464c <update_time+0x17c>)
 80045dc:	fba3 1302 	umull	r1, r3, r3, r2
 80045e0:	08d9      	lsrs	r1, r3, #3
 80045e2:	460b      	mov	r3, r1
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	3330      	adds	r3, #48	@ 0x30
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	4b18      	ldr	r3, [pc, #96]	@ (8004654 <update_time+0x184>)
 80045f4:	705a      	strb	r2, [r3, #1]
	time[2] = ':';
 80045f6:	4b17      	ldr	r3, [pc, #92]	@ (8004654 <update_time+0x184>)
 80045f8:	223a      	movs	r2, #58	@ 0x3a
 80045fa:	709a      	strb	r2, [r3, #2]
	time[3] = (int8_t)(Time_now.minute / 10) + '0';
 80045fc:	4b11      	ldr	r3, [pc, #68]	@ (8004644 <update_time+0x174>)
 80045fe:	795b      	ldrb	r3, [r3, #5]
 8004600:	b2db      	uxtb	r3, r3
 8004602:	4a12      	ldr	r2, [pc, #72]	@ (800464c <update_time+0x17c>)
 8004604:	fba2 2303 	umull	r2, r3, r2, r3
 8004608:	08db      	lsrs	r3, r3, #3
 800460a:	b2db      	uxtb	r3, r3
 800460c:	3330      	adds	r3, #48	@ 0x30
 800460e:	b2da      	uxtb	r2, r3
 8004610:	4b10      	ldr	r3, [pc, #64]	@ (8004654 <update_time+0x184>)
 8004612:	70da      	strb	r2, [r3, #3]
	time[4] = (int8_t)(Time_now.minute % 10) + '0';
 8004614:	4b0b      	ldr	r3, [pc, #44]	@ (8004644 <update_time+0x174>)
 8004616:	795b      	ldrb	r3, [r3, #5]
 8004618:	b2da      	uxtb	r2, r3
 800461a:	4b0c      	ldr	r3, [pc, #48]	@ (800464c <update_time+0x17c>)
 800461c:	fba3 1302 	umull	r1, r3, r3, r2
 8004620:	08d9      	lsrs	r1, r3, #3
 8004622:	460b      	mov	r3, r1
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	440b      	add	r3, r1
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	b2db      	uxtb	r3, r3
 800462e:	3330      	adds	r3, #48	@ 0x30
 8004630:	b2da      	uxtb	r2, r3
 8004632:	4b08      	ldr	r3, [pc, #32]	@ (8004654 <update_time+0x184>)
 8004634:	711a      	strb	r2, [r3, #4]
	time[5] = '\0'; //  time 
 8004636:	4b07      	ldr	r3, [pc, #28]	@ (8004654 <update_time+0x184>)
 8004638:	2200      	movs	r2, #0
 800463a:	715a      	strb	r2, [r3, #5]
}
 800463c:	bf00      	nop
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr
 8004644:	20000340 	.word	0x20000340
 8004648:	51eb851f 	.word	0x51eb851f
 800464c:	cccccccd 	.word	0xcccccccd
 8004650:	20000354 	.word	0x20000354
 8004654:	20000360 	.word	0x20000360

08004658 <update_run>:

void update_run()
{
 8004658:	b5b0      	push	{r4, r5, r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af04      	add	r7, sp, #16
	update_time();
 800465e:	f7ff ff37 	bl	80044d0 <update_time>
	uint32_t temp_event=0;
 8004662:	2300      	movs	r3, #0
 8004664:	607b      	str	r3, [r7, #4]
	switch (vc02_msg) {
 8004666:	4b9c      	ldr	r3, [pc, #624]	@ (80048d8 <update_run+0x280>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3b01      	subs	r3, #1
 800466c:	2b11      	cmp	r3, #17
 800466e:	f200 8195 	bhi.w	800499c <update_run+0x344>
 8004672:	a201      	add	r2, pc, #4	@ (adr r2, 8004678 <update_run+0x20>)
 8004674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004678:	0800499d 	.word	0x0800499d
 800467c:	080046c1 	.word	0x080046c1
 8004680:	080046d9 	.word	0x080046d9
 8004684:	080046f3 	.word	0x080046f3
 8004688:	0800470d 	.word	0x0800470d
 800468c:	08004727 	.word	0x08004727
 8004690:	0800499d 	.word	0x0800499d
 8004694:	0800473f 	.word	0x0800473f
 8004698:	08004781 	.word	0x08004781
 800469c:	080047db 	.word	0x080047db
 80046a0:	0800480b 	.word	0x0800480b
 80046a4:	08004841 	.word	0x08004841
 80046a8:	08004871 	.word	0x08004871
 80046ac:	080048a7 	.word	0x080048a7
 80046b0:	080048f9 	.word	0x080048f9
 80046b4:	0800492f 	.word	0x0800492f
 80046b8:	0800495f 	.word	0x0800495f
 80046bc:	08004995 	.word	0x08004995
		case 1:					//|

			break;
		case 2:					//||
			event_power[0]=Time_now;
 80046c0:	4b86      	ldr	r3, [pc, #536]	@ (80048dc <update_run+0x284>)
 80046c2:	4a87      	ldr	r2, [pc, #540]	@ (80048e0 <update_run+0x288>)
 80046c4:	6810      	ldr	r0, [r2, #0]
 80046c6:	6851      	ldr	r1, [r2, #4]
 80046c8:	c303      	stmia	r3!, {r0, r1}
			osEventFlagsSet(Event_02Handle, 1<<0);
 80046ca:	4b86      	ldr	r3, [pc, #536]	@ (80048e4 <update_run+0x28c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2101      	movs	r1, #1
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 ffb5 	bl	8005640 <osEventFlagsSet>
			break;
 80046d6:	e162      	b.n	800499e <update_run+0x346>
		case 3:					//||
			event_power[1]=Time_now;
 80046d8:	4b80      	ldr	r3, [pc, #512]	@ (80048dc <update_run+0x284>)
 80046da:	4a81      	ldr	r2, [pc, #516]	@ (80048e0 <update_run+0x288>)
 80046dc:	3308      	adds	r3, #8
 80046de:	6810      	ldr	r0, [r2, #0]
 80046e0:	6851      	ldr	r1, [r2, #4]
 80046e2:	c303      	stmia	r3!, {r0, r1}
			osEventFlagsSet(Event_02Handle, 1<<0);
 80046e4:	4b7f      	ldr	r3, [pc, #508]	@ (80048e4 <update_run+0x28c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2101      	movs	r1, #1
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 ffa8 	bl	8005640 <osEventFlagsSet>
			break;
 80046f0:	e155      	b.n	800499e <update_run+0x346>
		case 4:					//||
			event_power[3]=Time_now;
 80046f2:	4b7a      	ldr	r3, [pc, #488]	@ (80048dc <update_run+0x284>)
 80046f4:	4a7a      	ldr	r2, [pc, #488]	@ (80048e0 <update_run+0x288>)
 80046f6:	3318      	adds	r3, #24
 80046f8:	6810      	ldr	r0, [r2, #0]
 80046fa:	6851      	ldr	r1, [r2, #4]
 80046fc:	c303      	stmia	r3!, {r0, r1}
			osEventFlagsSet(Event_02Handle, 1<<0);
 80046fe:	4b79      	ldr	r3, [pc, #484]	@ (80048e4 <update_run+0x28c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2101      	movs	r1, #1
 8004704:	4618      	mov	r0, r3
 8004706:	f000 ff9b 	bl	8005640 <osEventFlagsSet>
			break;
 800470a:	e148      	b.n	800499e <update_run+0x346>
		case 5:					//||
			event_power[2]=Time_now;
 800470c:	4b73      	ldr	r3, [pc, #460]	@ (80048dc <update_run+0x284>)
 800470e:	4a74      	ldr	r2, [pc, #464]	@ (80048e0 <update_run+0x288>)
 8004710:	3310      	adds	r3, #16
 8004712:	6810      	ldr	r0, [r2, #0]
 8004714:	6851      	ldr	r1, [r2, #4]
 8004716:	c303      	stmia	r3!, {r0, r1}
			osEventFlagsSet(Event_02Handle, 1<<0);
 8004718:	4b72      	ldr	r3, [pc, #456]	@ (80048e4 <update_run+0x28c>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2101      	movs	r1, #1
 800471e:	4618      	mov	r0, r3
 8004720:	f000 ff8e 	bl	8005640 <osEventFlagsSet>
			break;
 8004724:	e13b      	b.n	800499e <update_run+0x346>
		case 6:					//||
			Time_haidilao=Time_now;
 8004726:	4b70      	ldr	r3, [pc, #448]	@ (80048e8 <update_run+0x290>)
 8004728:	4a6d      	ldr	r2, [pc, #436]	@ (80048e0 <update_run+0x288>)
 800472a:	6810      	ldr	r0, [r2, #0]
 800472c:	6851      	ldr	r1, [r2, #4]
 800472e:	c303      	stmia	r3!, {r0, r1}
			osEventFlagsSet(Event_02Handle, 1<<0);
 8004730:	4b6c      	ldr	r3, [pc, #432]	@ (80048e4 <update_run+0x28c>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2101      	movs	r1, #1
 8004736:	4618      	mov	r0, r3
 8004738:	f000 ff82 	bl	8005640 <osEventFlagsSet>
			break;
 800473c:	e12f      	b.n	800499e <update_run+0x346>
		case 7:					//|||

			break;
		case 8:					//
			if((temp_time.year%100>=0)&&(temp_time.year%100<99))
 800473e:	4b6b      	ldr	r3, [pc, #428]	@ (80048ec <update_run+0x294>)
 8004740:	881b      	ldrh	r3, [r3, #0]
 8004742:	4b6a      	ldr	r3, [pc, #424]	@ (80048ec <update_run+0x294>)
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	b29b      	uxth	r3, r3
 8004748:	4a69      	ldr	r2, [pc, #420]	@ (80048f0 <update_run+0x298>)
 800474a:	fba2 1203 	umull	r1, r2, r2, r3
 800474e:	0952      	lsrs	r2, r2, #5
 8004750:	2164      	movs	r1, #100	@ 0x64
 8004752:	fb01 f202 	mul.w	r2, r1, r2
 8004756:	1a9b      	subs	r3, r3, r2
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b62      	cmp	r3, #98	@ 0x62
 800475c:	d80c      	bhi.n	8004778 <update_run+0x120>
			{
				temp_time.year += 1;
 800475e:	4b63      	ldr	r3, [pc, #396]	@ (80048ec <update_run+0x294>)
 8004760:	881b      	ldrh	r3, [r3, #0]
 8004762:	b29b      	uxth	r3, r3
 8004764:	3301      	adds	r3, #1
 8004766:	b29a      	uxth	r2, r3
 8004768:	4b60      	ldr	r3, [pc, #384]	@ (80048ec <update_run+0x294>)
 800476a:	801a      	strh	r2, [r3, #0]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 800476c:	4b61      	ldr	r3, [pc, #388]	@ (80048f4 <update_run+0x29c>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2101      	movs	r1, #1
 8004772:	4618      	mov	r0, r3
 8004774:	f000 ff64 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 8004778:	4b57      	ldr	r3, [pc, #348]	@ (80048d8 <update_run+0x280>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
			break;
 800477e:	e10e      	b.n	800499e <update_run+0x346>
		case 9:					//
			if((temp_time.year%100>0)&&(temp_time.year%100<=99))
 8004780:	4b5a      	ldr	r3, [pc, #360]	@ (80048ec <update_run+0x294>)
 8004782:	881b      	ldrh	r3, [r3, #0]
 8004784:	b29b      	uxth	r3, r3
 8004786:	4a5a      	ldr	r2, [pc, #360]	@ (80048f0 <update_run+0x298>)
 8004788:	fba2 1203 	umull	r1, r2, r2, r3
 800478c:	0952      	lsrs	r2, r2, #5
 800478e:	2164      	movs	r1, #100	@ 0x64
 8004790:	fb01 f202 	mul.w	r2, r1, r2
 8004794:	1a9b      	subs	r3, r3, r2
 8004796:	b29b      	uxth	r3, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01a      	beq.n	80047d2 <update_run+0x17a>
 800479c:	4b53      	ldr	r3, [pc, #332]	@ (80048ec <update_run+0x294>)
 800479e:	881b      	ldrh	r3, [r3, #0]
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	4a53      	ldr	r2, [pc, #332]	@ (80048f0 <update_run+0x298>)
 80047a4:	fba2 1203 	umull	r1, r2, r2, r3
 80047a8:	0952      	lsrs	r2, r2, #5
 80047aa:	2164      	movs	r1, #100	@ 0x64
 80047ac:	fb01 f202 	mul.w	r2, r1, r2
 80047b0:	1a9b      	subs	r3, r3, r2
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b63      	cmp	r3, #99	@ 0x63
 80047b6:	d80c      	bhi.n	80047d2 <update_run+0x17a>
			{
				temp_time.year -= 1;
 80047b8:	4b4c      	ldr	r3, [pc, #304]	@ (80048ec <update_run+0x294>)
 80047ba:	881b      	ldrh	r3, [r3, #0]
 80047bc:	b29b      	uxth	r3, r3
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	4b4a      	ldr	r3, [pc, #296]	@ (80048ec <update_run+0x294>)
 80047c4:	801a      	strh	r2, [r3, #0]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 80047c6:	4b4b      	ldr	r3, [pc, #300]	@ (80048f4 <update_run+0x29c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2101      	movs	r1, #1
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 ff37 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 80047d2:	4b41      	ldr	r3, [pc, #260]	@ (80048d8 <update_run+0x280>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]
			break;
 80047d8:	e0e1      	b.n	800499e <update_run+0x346>
		case 10:				//
			if(temp_time.month>=0&&temp_time.month<12)
 80047da:	4b44      	ldr	r3, [pc, #272]	@ (80048ec <update_run+0x294>)
 80047dc:	789b      	ldrb	r3, [r3, #2]
 80047de:	4b43      	ldr	r3, [pc, #268]	@ (80048ec <update_run+0x294>)
 80047e0:	789b      	ldrb	r3, [r3, #2]
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b0b      	cmp	r3, #11
 80047e6:	d80c      	bhi.n	8004802 <update_run+0x1aa>
			{
				temp_time.month += 1;
 80047e8:	4b40      	ldr	r3, [pc, #256]	@ (80048ec <update_run+0x294>)
 80047ea:	789b      	ldrb	r3, [r3, #2]
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	3301      	adds	r3, #1
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	4b3e      	ldr	r3, [pc, #248]	@ (80048ec <update_run+0x294>)
 80047f4:	709a      	strb	r2, [r3, #2]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 80047f6:	4b3f      	ldr	r3, [pc, #252]	@ (80048f4 <update_run+0x29c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2101      	movs	r1, #1
 80047fc:	4618      	mov	r0, r3
 80047fe:	f000 ff1f 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 8004802:	4b35      	ldr	r3, [pc, #212]	@ (80048d8 <update_run+0x280>)
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
			break;
 8004808:	e0c9      	b.n	800499e <update_run+0x346>
		case 11:				//
			if(temp_time.month>0&&temp_time.month<=12)
 800480a:	4b38      	ldr	r3, [pc, #224]	@ (80048ec <update_run+0x294>)
 800480c:	789b      	ldrb	r3, [r3, #2]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d011      	beq.n	8004838 <update_run+0x1e0>
 8004814:	4b35      	ldr	r3, [pc, #212]	@ (80048ec <update_run+0x294>)
 8004816:	789b      	ldrb	r3, [r3, #2]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b0c      	cmp	r3, #12
 800481c:	d80c      	bhi.n	8004838 <update_run+0x1e0>
			{
				temp_time.month -= 1;
 800481e:	4b33      	ldr	r3, [pc, #204]	@ (80048ec <update_run+0x294>)
 8004820:	789b      	ldrb	r3, [r3, #2]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b2da      	uxtb	r2, r3
 8004828:	4b30      	ldr	r3, [pc, #192]	@ (80048ec <update_run+0x294>)
 800482a:	709a      	strb	r2, [r3, #2]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 800482c:	4b31      	ldr	r3, [pc, #196]	@ (80048f4 <update_run+0x29c>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2101      	movs	r1, #1
 8004832:	4618      	mov	r0, r3
 8004834:	f000 ff04 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 8004838:	4b27      	ldr	r3, [pc, #156]	@ (80048d8 <update_run+0x280>)
 800483a:	2200      	movs	r2, #0
 800483c:	601a      	str	r2, [r3, #0]
			break;
 800483e:	e0ae      	b.n	800499e <update_run+0x346>
		case 12:				//
			if(temp_time.day>=0&&temp_time.day<31)
 8004840:	4b2a      	ldr	r3, [pc, #168]	@ (80048ec <update_run+0x294>)
 8004842:	78db      	ldrb	r3, [r3, #3]
 8004844:	4b29      	ldr	r3, [pc, #164]	@ (80048ec <update_run+0x294>)
 8004846:	78db      	ldrb	r3, [r3, #3]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b1e      	cmp	r3, #30
 800484c:	d80c      	bhi.n	8004868 <update_run+0x210>
			{
				temp_time.day += 1;
 800484e:	4b27      	ldr	r3, [pc, #156]	@ (80048ec <update_run+0x294>)
 8004850:	78db      	ldrb	r3, [r3, #3]
 8004852:	b2db      	uxtb	r3, r3
 8004854:	3301      	adds	r3, #1
 8004856:	b2da      	uxtb	r2, r3
 8004858:	4b24      	ldr	r3, [pc, #144]	@ (80048ec <update_run+0x294>)
 800485a:	70da      	strb	r2, [r3, #3]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 800485c:	4b25      	ldr	r3, [pc, #148]	@ (80048f4 <update_run+0x29c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2101      	movs	r1, #1
 8004862:	4618      	mov	r0, r3
 8004864:	f000 feec 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 8004868:	4b1b      	ldr	r3, [pc, #108]	@ (80048d8 <update_run+0x280>)
 800486a:	2200      	movs	r2, #0
 800486c:	601a      	str	r2, [r3, #0]
			break;
 800486e:	e096      	b.n	800499e <update_run+0x346>
		case 13:				//
			if(temp_time.day>0&&temp_time.day<=31)
 8004870:	4b1e      	ldr	r3, [pc, #120]	@ (80048ec <update_run+0x294>)
 8004872:	78db      	ldrb	r3, [r3, #3]
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d011      	beq.n	800489e <update_run+0x246>
 800487a:	4b1c      	ldr	r3, [pc, #112]	@ (80048ec <update_run+0x294>)
 800487c:	78db      	ldrb	r3, [r3, #3]
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b1f      	cmp	r3, #31
 8004882:	d80c      	bhi.n	800489e <update_run+0x246>
			{
				temp_time.day -= 1;
 8004884:	4b19      	ldr	r3, [pc, #100]	@ (80048ec <update_run+0x294>)
 8004886:	78db      	ldrb	r3, [r3, #3]
 8004888:	b2db      	uxtb	r3, r3
 800488a:	3b01      	subs	r3, #1
 800488c:	b2da      	uxtb	r2, r3
 800488e:	4b17      	ldr	r3, [pc, #92]	@ (80048ec <update_run+0x294>)
 8004890:	70da      	strb	r2, [r3, #3]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 8004892:	4b18      	ldr	r3, [pc, #96]	@ (80048f4 <update_run+0x29c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2101      	movs	r1, #1
 8004898:	4618      	mov	r0, r3
 800489a:	f000 fed1 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 800489e:	4b0e      	ldr	r3, [pc, #56]	@ (80048d8 <update_run+0x280>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
			break;
 80048a4:	e07b      	b.n	800499e <update_run+0x346>
		case 14:				//
			if(temp_time.hour>=0&&temp_time.hour<24)
 80048a6:	4b11      	ldr	r3, [pc, #68]	@ (80048ec <update_run+0x294>)
 80048a8:	791b      	ldrb	r3, [r3, #4]
 80048aa:	4b10      	ldr	r3, [pc, #64]	@ (80048ec <update_run+0x294>)
 80048ac:	791b      	ldrb	r3, [r3, #4]
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b17      	cmp	r3, #23
 80048b2:	d80c      	bhi.n	80048ce <update_run+0x276>
			{
				temp_time.hour += 1;
 80048b4:	4b0d      	ldr	r3, [pc, #52]	@ (80048ec <update_run+0x294>)
 80048b6:	791b      	ldrb	r3, [r3, #4]
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	3301      	adds	r3, #1
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	4b0b      	ldr	r3, [pc, #44]	@ (80048ec <update_run+0x294>)
 80048c0:	711a      	strb	r2, [r3, #4]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 80048c2:	4b0c      	ldr	r3, [pc, #48]	@ (80048f4 <update_run+0x29c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2101      	movs	r1, #1
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 feb9 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 80048ce:	4b02      	ldr	r3, [pc, #8]	@ (80048d8 <update_run+0x280>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	601a      	str	r2, [r3, #0]
			break;
 80048d4:	e063      	b.n	800499e <update_run+0x346>
 80048d6:	bf00      	nop
 80048d8:	20000370 	.word	0x20000370
 80048dc:	2000037c 	.word	0x2000037c
 80048e0:	20000340 	.word	0x20000340
 80048e4:	2000023c 	.word	0x2000023c
 80048e8:	20000374 	.word	0x20000374
 80048ec:	20000368 	.word	0x20000368
 80048f0:	51eb851f 	.word	0x51eb851f
 80048f4:	20000218 	.word	0x20000218
		case 15:				//
			if(temp_time.hour>0&&temp_time.hour<=24)
 80048f8:	4b66      	ldr	r3, [pc, #408]	@ (8004a94 <update_run+0x43c>)
 80048fa:	791b      	ldrb	r3, [r3, #4]
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d011      	beq.n	8004926 <update_run+0x2ce>
 8004902:	4b64      	ldr	r3, [pc, #400]	@ (8004a94 <update_run+0x43c>)
 8004904:	791b      	ldrb	r3, [r3, #4]
 8004906:	b2db      	uxtb	r3, r3
 8004908:	2b18      	cmp	r3, #24
 800490a:	d80c      	bhi.n	8004926 <update_run+0x2ce>
			{
				temp_time.hour -= 1;
 800490c:	4b61      	ldr	r3, [pc, #388]	@ (8004a94 <update_run+0x43c>)
 800490e:	791b      	ldrb	r3, [r3, #4]
 8004910:	b2db      	uxtb	r3, r3
 8004912:	3b01      	subs	r3, #1
 8004914:	b2da      	uxtb	r2, r3
 8004916:	4b5f      	ldr	r3, [pc, #380]	@ (8004a94 <update_run+0x43c>)
 8004918:	711a      	strb	r2, [r3, #4]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 800491a:	4b5f      	ldr	r3, [pc, #380]	@ (8004a98 <update_run+0x440>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2101      	movs	r1, #1
 8004920:	4618      	mov	r0, r3
 8004922:	f000 fe8d 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 8004926:	4b5d      	ldr	r3, [pc, #372]	@ (8004a9c <update_run+0x444>)
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]
			break;
 800492c:	e037      	b.n	800499e <update_run+0x346>
		case 16:				//
			if(temp_time.minute>=0&&temp_time.minute<59)
 800492e:	4b59      	ldr	r3, [pc, #356]	@ (8004a94 <update_run+0x43c>)
 8004930:	795b      	ldrb	r3, [r3, #5]
 8004932:	4b58      	ldr	r3, [pc, #352]	@ (8004a94 <update_run+0x43c>)
 8004934:	795b      	ldrb	r3, [r3, #5]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b3a      	cmp	r3, #58	@ 0x3a
 800493a:	d80c      	bhi.n	8004956 <update_run+0x2fe>
			{
				temp_time.minute += 1;
 800493c:	4b55      	ldr	r3, [pc, #340]	@ (8004a94 <update_run+0x43c>)
 800493e:	795b      	ldrb	r3, [r3, #5]
 8004940:	b2db      	uxtb	r3, r3
 8004942:	3301      	adds	r3, #1
 8004944:	b2da      	uxtb	r2, r3
 8004946:	4b53      	ldr	r3, [pc, #332]	@ (8004a94 <update_run+0x43c>)
 8004948:	715a      	strb	r2, [r3, #5]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 800494a:	4b53      	ldr	r3, [pc, #332]	@ (8004a98 <update_run+0x440>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2101      	movs	r1, #1
 8004950:	4618      	mov	r0, r3
 8004952:	f000 fe75 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 8004956:	4b51      	ldr	r3, [pc, #324]	@ (8004a9c <update_run+0x444>)
 8004958:	2200      	movs	r2, #0
 800495a:	601a      	str	r2, [r3, #0]
			break;
 800495c:	e01f      	b.n	800499e <update_run+0x346>
		case 17:				//
			if(temp_time.minute>0&&temp_time.minute<=59)
 800495e:	4b4d      	ldr	r3, [pc, #308]	@ (8004a94 <update_run+0x43c>)
 8004960:	795b      	ldrb	r3, [r3, #5]
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d011      	beq.n	800498c <update_run+0x334>
 8004968:	4b4a      	ldr	r3, [pc, #296]	@ (8004a94 <update_run+0x43c>)
 800496a:	795b      	ldrb	r3, [r3, #5]
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b3b      	cmp	r3, #59	@ 0x3b
 8004970:	d80c      	bhi.n	800498c <update_run+0x334>
			{
				temp_time.minute -= 1;
 8004972:	4b48      	ldr	r3, [pc, #288]	@ (8004a94 <update_run+0x43c>)
 8004974:	795b      	ldrb	r3, [r3, #5]
 8004976:	b2db      	uxtb	r3, r3
 8004978:	3b01      	subs	r3, #1
 800497a:	b2da      	uxtb	r2, r3
 800497c:	4b45      	ldr	r3, [pc, #276]	@ (8004a94 <update_run+0x43c>)
 800497e:	715a      	strb	r2, [r3, #5]
				osEventFlagsSet(Event_01Handle, 0x01<<0);
 8004980:	4b45      	ldr	r3, [pc, #276]	@ (8004a98 <update_run+0x440>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2101      	movs	r1, #1
 8004986:	4618      	mov	r0, r3
 8004988:	f000 fe5a 	bl	8005640 <osEventFlagsSet>
			}
			vc02_msg = 0;
 800498c:	4b43      	ldr	r3, [pc, #268]	@ (8004a9c <update_run+0x444>)
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]
			break;
 8004992:	e004      	b.n	800499e <update_run+0x346>
		case 18:				//||
			vc02_msg = 0;
 8004994:	4b41      	ldr	r3, [pc, #260]	@ (8004a9c <update_run+0x444>)
 8004996:	2200      	movs	r2, #0
 8004998:	601a      	str	r2, [r3, #0]
			break;
 800499a:	e000      	b.n	800499e <update_run+0x346>
		default:
			break;
 800499c:	bf00      	nop
	}
	if((temp_year != Time_now.year)||(temp_month != Time_now.month)||(temp_day != Time_now.day)||(temp_hour != Time_now.hour)||(temp_minite != Time_now.minute))
 800499e:	4b40      	ldr	r3, [pc, #256]	@ (8004aa0 <update_run+0x448>)
 80049a0:	881b      	ldrh	r3, [r3, #0]
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	4b3f      	ldr	r3, [pc, #252]	@ (8004aa4 <update_run+0x44c>)
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d11b      	bne.n	80049e4 <update_run+0x38c>
 80049ac:	4b3c      	ldr	r3, [pc, #240]	@ (8004aa0 <update_run+0x448>)
 80049ae:	789b      	ldrb	r3, [r3, #2]
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	4b3d      	ldr	r3, [pc, #244]	@ (8004aa8 <update_run+0x450>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d114      	bne.n	80049e4 <update_run+0x38c>
 80049ba:	4b39      	ldr	r3, [pc, #228]	@ (8004aa0 <update_run+0x448>)
 80049bc:	78db      	ldrb	r3, [r3, #3]
 80049be:	b2da      	uxtb	r2, r3
 80049c0:	4b3a      	ldr	r3, [pc, #232]	@ (8004aac <update_run+0x454>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d10d      	bne.n	80049e4 <update_run+0x38c>
 80049c8:	4b35      	ldr	r3, [pc, #212]	@ (8004aa0 <update_run+0x448>)
 80049ca:	791b      	ldrb	r3, [r3, #4]
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	4b38      	ldr	r3, [pc, #224]	@ (8004ab0 <update_run+0x458>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d106      	bne.n	80049e4 <update_run+0x38c>
 80049d6:	4b32      	ldr	r3, [pc, #200]	@ (8004aa0 <update_run+0x448>)
 80049d8:	795b      	ldrb	r3, [r3, #5]
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	4b35      	ldr	r3, [pc, #212]	@ (8004ab4 <update_run+0x45c>)
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d021      	beq.n	8004a28 <update_run+0x3d0>
	{
		temp_year=Time_now.year;
 80049e4:	4b2e      	ldr	r3, [pc, #184]	@ (8004aa0 <update_run+0x448>)
 80049e6:	881b      	ldrh	r3, [r3, #0]
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	4b2e      	ldr	r3, [pc, #184]	@ (8004aa4 <update_run+0x44c>)
 80049ec:	801a      	strh	r2, [r3, #0]
		temp_month=Time_now.month;
 80049ee:	4b2c      	ldr	r3, [pc, #176]	@ (8004aa0 <update_run+0x448>)
 80049f0:	789b      	ldrb	r3, [r3, #2]
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	4b2c      	ldr	r3, [pc, #176]	@ (8004aa8 <update_run+0x450>)
 80049f6:	701a      	strb	r2, [r3, #0]
		temp_day=Time_now.day;
 80049f8:	4b29      	ldr	r3, [pc, #164]	@ (8004aa0 <update_run+0x448>)
 80049fa:	78db      	ldrb	r3, [r3, #3]
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	4b2b      	ldr	r3, [pc, #172]	@ (8004aac <update_run+0x454>)
 8004a00:	701a      	strb	r2, [r3, #0]
		temp_hour=Time_now.hour;
 8004a02:	4b27      	ldr	r3, [pc, #156]	@ (8004aa0 <update_run+0x448>)
 8004a04:	791b      	ldrb	r3, [r3, #4]
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	4b29      	ldr	r3, [pc, #164]	@ (8004ab0 <update_run+0x458>)
 8004a0a:	701a      	strb	r2, [r3, #0]
		temp_minite=Time_now.minute;
 8004a0c:	4b24      	ldr	r3, [pc, #144]	@ (8004aa0 <update_run+0x448>)
 8004a0e:	795b      	ldrb	r3, [r3, #5]
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	4b28      	ldr	r3, [pc, #160]	@ (8004ab4 <update_run+0x45c>)
 8004a14:	701a      	strb	r2, [r3, #0]
		osEventFlagsSet(Event_02Handle, 1<<0);
 8004a16:	4b28      	ldr	r3, [pc, #160]	@ (8004ab8 <update_run+0x460>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f000 fe0f 	bl	8005640 <osEventFlagsSet>
		printf("\n");
 8004a22:	4826      	ldr	r0, [pc, #152]	@ (8004abc <update_run+0x464>)
 8004a24:	f005 fc5c 	bl	800a2e0 <puts>
	}
	temp_event = osEventFlagsWait(Event_02Handle, 1<<0, osFlagsWaitAny, 0);	//
 8004a28:	4b23      	ldr	r3, [pc, #140]	@ (8004ab8 <update_run+0x460>)
 8004a2a:	6818      	ldr	r0, [r3, #0]
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2101      	movs	r1, #1
 8004a32:	f000 fe5b 	bl	80056ec <osEventFlagsWait>
 8004a36:	6078      	str	r0, [r7, #4]
	if(((temp_event&(1<<0))==(1<<0))&&((int)temp_event>0))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d024      	beq.n	8004a8c <update_run+0x434>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	dd21      	ble.n	8004a8c <update_run+0x434>
	{
		printf("Event_02 time:%d-%d-%d, %d:%d:%d \n",Time_now.year,Time_now.month,Time_now.day,Time_now.hour,Time_now.minute,Time_now.second);
 8004a48:	4b15      	ldr	r3, [pc, #84]	@ (8004aa0 <update_run+0x448>)
 8004a4a:	881b      	ldrh	r3, [r3, #0]
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	4618      	mov	r0, r3
 8004a50:	4b13      	ldr	r3, [pc, #76]	@ (8004aa0 <update_run+0x448>)
 8004a52:	789b      	ldrb	r3, [r3, #2]
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	461c      	mov	r4, r3
 8004a58:	4b11      	ldr	r3, [pc, #68]	@ (8004aa0 <update_run+0x448>)
 8004a5a:	78db      	ldrb	r3, [r3, #3]
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	461d      	mov	r5, r3
 8004a60:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa0 <update_run+0x448>)
 8004a62:	791b      	ldrb	r3, [r3, #4]
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	461a      	mov	r2, r3
 8004a68:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa0 <update_run+0x448>)
 8004a6a:	795b      	ldrb	r3, [r3, #5]
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa0 <update_run+0x448>)
 8004a72:	799b      	ldrb	r3, [r3, #6]
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	9302      	str	r3, [sp, #8]
 8004a78:	9101      	str	r1, [sp, #4]
 8004a7a:	9200      	str	r2, [sp, #0]
 8004a7c:	462b      	mov	r3, r5
 8004a7e:	4622      	mov	r2, r4
 8004a80:	4601      	mov	r1, r0
 8004a82:	480f      	ldr	r0, [pc, #60]	@ (8004ac0 <update_run+0x468>)
 8004a84:	f005 fbc4 	bl	800a210 <iprintf>
		update_show();
 8004a88:	f000 f9fe 	bl	8004e88 <update_show>
	}

}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bdb0      	pop	{r4, r5, r7, pc}
 8004a94:	20000368 	.word	0x20000368
 8004a98:	20000218 	.word	0x20000218
 8004a9c:	20000370 	.word	0x20000370
 8004aa0:	20000340 	.word	0x20000340
 8004aa4:	200003a2 	.word	0x200003a2
 8004aa8:	200003a4 	.word	0x200003a4
 8004aac:	200003a5 	.word	0x200003a5
 8004ab0:	200003a6 	.word	0x200003a6
 8004ab4:	200003a7 	.word	0x200003a7
 8004ab8:	2000023c 	.word	0x2000023c
 8004abc:	0800dce0 	.word	0x0800dce0
 8004ac0:	0800dcec 	.word	0x0800dcec

08004ac4 <init_run>:

void init_run()
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
	while(Time_now.year==0)						//
 8004aca:	e001      	b.n	8004ad0 <init_run+0xc>
	{
		ds1032_read_realTime();
 8004acc:	f7ff fabe 	bl	800404c <ds1032_read_realTime>
	while(Time_now.year==0)						//
 8004ad0:	4b14      	ldr	r3, [pc, #80]	@ (8004b24 <init_run+0x60>)
 8004ad2:	881b      	ldrh	r3, [r3, #0]
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d0f8      	beq.n	8004acc <init_run+0x8>
	}
	update_time();
 8004ada:	f7ff fcf9 	bl	80044d0 <update_time>
	temp_time = Time_now;
 8004ade:	4b12      	ldr	r3, [pc, #72]	@ (8004b28 <init_run+0x64>)
 8004ae0:	4a10      	ldr	r2, [pc, #64]	@ (8004b24 <init_run+0x60>)
 8004ae2:	6811      	ldr	r1, [r2, #0]
 8004ae4:	6852      	ldr	r2, [r2, #4]
 8004ae6:	6019      	str	r1, [r3, #0]
 8004ae8:	605a      	str	r2, [r3, #4]
	//
	Time_haidilao = Time_now;
 8004aea:	4b10      	ldr	r3, [pc, #64]	@ (8004b2c <init_run+0x68>)
 8004aec:	4a0d      	ldr	r2, [pc, #52]	@ (8004b24 <init_run+0x60>)
 8004aee:	6810      	ldr	r0, [r2, #0]
 8004af0:	6851      	ldr	r1, [r2, #4]
 8004af2:	c303      	stmia	r3!, {r0, r1}
	//
	for(int i=0;i<4;i++)
 8004af4:	2300      	movs	r3, #0
 8004af6:	607b      	str	r3, [r7, #4]
 8004af8:	e00b      	b.n	8004b12 <init_run+0x4e>
	{
		event_power[i]=Time_now;
 8004afa:	4a0d      	ldr	r2, [pc, #52]	@ (8004b30 <init_run+0x6c>)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4909      	ldr	r1, [pc, #36]	@ (8004b24 <init_run+0x60>)
 8004b00:	00db      	lsls	r3, r3, #3
 8004b02:	4413      	add	r3, r2
 8004b04:	460a      	mov	r2, r1
 8004b06:	6810      	ldr	r0, [r2, #0]
 8004b08:	6851      	ldr	r1, [r2, #4]
 8004b0a:	c303      	stmia	r3!, {r0, r1}
	for(int i=0;i<4;i++)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	607b      	str	r3, [r7, #4]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	ddf0      	ble.n	8004afa <init_run+0x36>
	}
}
 8004b18:	bf00      	nop
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	20000340 	.word	0x20000340
 8004b28:	20000368 	.word	0x20000368
 8004b2c:	20000374 	.word	0x20000374
 8004b30:	2000037c 	.word	0x2000037c

08004b34 <show>:
#include "myfreertos.h"

void show() {
 8004b34:	b5b0      	push	{r4, r5, r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af04      	add	r7, sp, #16
	osSemaphoreAcquire(Binary_Sem_1Handle, osWaitForever);
 8004b3a:	4b19      	ldr	r3, [pc, #100]	@ (8004ba0 <show+0x6c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f04f 31ff 	mov.w	r1, #4294967295
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 fee4 	bl	8005910 <osSemaphoreAcquire>
	printf("time:%d-%d-%d, %d:%d:%d \n",Time_now.year,Time_now.month,Time_now.day,Time_now.hour,Time_now.minute,Time_now.second);
 8004b48:	4b16      	ldr	r3, [pc, #88]	@ (8004ba4 <show+0x70>)
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	4618      	mov	r0, r3
 8004b50:	4b14      	ldr	r3, [pc, #80]	@ (8004ba4 <show+0x70>)
 8004b52:	789b      	ldrb	r3, [r3, #2]
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	461c      	mov	r4, r3
 8004b58:	4b12      	ldr	r3, [pc, #72]	@ (8004ba4 <show+0x70>)
 8004b5a:	78db      	ldrb	r3, [r3, #3]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	461d      	mov	r5, r3
 8004b60:	4b10      	ldr	r3, [pc, #64]	@ (8004ba4 <show+0x70>)
 8004b62:	791b      	ldrb	r3, [r3, #4]
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	461a      	mov	r2, r3
 8004b68:	4b0e      	ldr	r3, [pc, #56]	@ (8004ba4 <show+0x70>)
 8004b6a:	795b      	ldrb	r3, [r3, #5]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba4 <show+0x70>)
 8004b72:	799b      	ldrb	r3, [r3, #6]
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	9302      	str	r3, [sp, #8]
 8004b78:	9101      	str	r1, [sp, #4]
 8004b7a:	9200      	str	r2, [sp, #0]
 8004b7c:	462b      	mov	r3, r5
 8004b7e:	4622      	mov	r2, r4
 8004b80:	4601      	mov	r1, r0
 8004b82:	4809      	ldr	r0, [pc, #36]	@ (8004ba8 <show+0x74>)
 8004b84:	f005 fb44 	bl	800a210 <iprintf>
//	HAL_GPIO_WritePin(IO_LED_GPIO_Port, IO_LED_Pin,
//			!HAL_GPIO_ReadPin(IO_LED_GPIO_Port, IO_LED_Pin));	//LED=0 
	printf("vc02:%d\n",vc02_msg);
 8004b88:	4b08      	ldr	r3, [pc, #32]	@ (8004bac <show+0x78>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	4808      	ldr	r0, [pc, #32]	@ (8004bb0 <show+0x7c>)
 8004b90:	f005 fb3e 	bl	800a210 <iprintf>
	osDelay(200);
 8004b94:	20c8      	movs	r0, #200	@ 0xc8
 8004b96:	f000 fc39 	bl	800540c <osDelay>
}
 8004b9a:	bf00      	nop
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba0:	20000210 	.word	0x20000210
 8004ba4:	20000340 	.word	0x20000340
 8004ba8:	0800dd10 	.word	0x0800dd10
 8004bac:	20000370 	.word	0x20000370
 8004bb0:	0800dd2c 	.word	0x0800dd2c

08004bb4 <init_show>:

void init_show(){
 8004bb4:	b5b0      	push	{r4, r5, r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af02      	add	r7, sp, #8
	EPD_HW_Init(); 													//Electronic paper initialization
 8004bba:	f7fe fdb1 	bl	8003720 <EPD_HW_Init>


//	EPD_ALL_image(gImage1_white,gImage1_xiaowu);	//Refresh the picture in full screen

#ifdef scene1
	EPD_WhiteScreen_White();
 8004bbe:	f7fe fef4 	bl	80039aa <EPD_WhiteScreen_White>
	EPD_W21_Init();
 8004bc2:	f7fe fe2b 	bl	800381c <EPD_W21_Init>
	//white
	EPD_Dis_Part(0, 0, gImage1_white, 296, 128, NEG);
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	2380      	movs	r3, #128	@ 0x80
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	f44f 7394 	mov.w	r3, #296	@ 0x128
 8004bd2:	4a9e      	ldr	r2, [pc, #632]	@ (8004e4c <init_show+0x298>)
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	f7fe fe36 	bl	8003848 <EPD_Dis_Part>
	//right
	EPD_Dis_string(186, 0, time, 32, NEG);
 8004bdc:	2302      	movs	r3, #2
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	2320      	movs	r3, #32
 8004be2:	4a9b      	ldr	r2, [pc, #620]	@ (8004e50 <init_show+0x29c>)
 8004be4:	2100      	movs	r1, #0
 8004be6:	20ba      	movs	r0, #186	@ 0xba
 8004be8:	f7fe ff7e 	bl	8003ae8 <EPD_Dis_string>
	EPD_Dis_string(200, 32, date, 16, NEG);
 8004bec:	2302      	movs	r3, #2
 8004bee:	9300      	str	r3, [sp, #0]
 8004bf0:	2310      	movs	r3, #16
 8004bf2:	4a98      	ldr	r2, [pc, #608]	@ (8004e54 <init_show+0x2a0>)
 8004bf4:	2120      	movs	r1, #32
 8004bf6:	20c8      	movs	r0, #200	@ 0xc8
 8004bf8:	f7fe ff76 	bl	8003ae8 <EPD_Dis_string>
	EPD_Dis_Part(210, 48, gImage_love, 32, 32, POS);
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	9301      	str	r3, [sp, #4]
 8004c00:	2320      	movs	r3, #32
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	2320      	movs	r3, #32
 8004c06:	4a94      	ldr	r2, [pc, #592]	@ (8004e58 <init_show+0x2a4>)
 8004c08:	2130      	movs	r1, #48	@ 0x30
 8004c0a:	20d2      	movs	r0, #210	@ 0xd2
 8004c0c:	f7fe fe1c 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_string(210 + 32, 56, itoa(date_diff(Time_start, Time_now),temp_itoa,10), 16, NEG);
 8004c10:	4a92      	ldr	r2, [pc, #584]	@ (8004e5c <init_show+0x2a8>)
 8004c12:	4b93      	ldr	r3, [pc, #588]	@ (8004e60 <init_show+0x2ac>)
 8004c14:	6811      	ldr	r1, [r2, #0]
 8004c16:	460d      	mov	r5, r1
 8004c18:	6852      	ldr	r2, [r2, #4]
 8004c1a:	4614      	mov	r4, r2
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4610      	mov	r0, r2
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	4619      	mov	r1, r3
 8004c24:	462a      	mov	r2, r5
 8004c26:	4623      	mov	r3, r4
 8004c28:	f7ff fc20 	bl	800446c <date_diff>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	220a      	movs	r2, #10
 8004c30:	498c      	ldr	r1, [pc, #560]	@ (8004e64 <init_show+0x2b0>)
 8004c32:	4618      	mov	r0, r3
 8004c34:	f004 fb7a 	bl	800932c <itoa>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	2310      	movs	r3, #16
 8004c40:	2138      	movs	r1, #56	@ 0x38
 8004c42:	20f2      	movs	r0, #242	@ 0xf2
 8004c44:	f7fe ff50 	bl	8003ae8 <EPD_Dis_string>
	EPD_Dis_Part(210, 80, gImage_haidi, 32, 32, NEG);
 8004c48:	2302      	movs	r3, #2
 8004c4a:	9301      	str	r3, [sp, #4]
 8004c4c:	2320      	movs	r3, #32
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	2320      	movs	r3, #32
 8004c52:	4a85      	ldr	r2, [pc, #532]	@ (8004e68 <init_show+0x2b4>)
 8004c54:	2150      	movs	r1, #80	@ 0x50
 8004c56:	20d2      	movs	r0, #210	@ 0xd2
 8004c58:	f7fe fdf6 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_string(210 + 32, 88, itoa(date_diff(Time_haidilao, Time_now),temp_itoa,10), 16, NEG);
 8004c5c:	4a7f      	ldr	r2, [pc, #508]	@ (8004e5c <init_show+0x2a8>)
 8004c5e:	4b83      	ldr	r3, [pc, #524]	@ (8004e6c <init_show+0x2b8>)
 8004c60:	6811      	ldr	r1, [r2, #0]
 8004c62:	460d      	mov	r5, r1
 8004c64:	6852      	ldr	r2, [r2, #4]
 8004c66:	4614      	mov	r4, r2
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4610      	mov	r0, r2
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	4619      	mov	r1, r3
 8004c70:	462a      	mov	r2, r5
 8004c72:	4623      	mov	r3, r4
 8004c74:	f7ff fbfa 	bl	800446c <date_diff>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	220a      	movs	r2, #10
 8004c7c:	4979      	ldr	r1, [pc, #484]	@ (8004e64 <init_show+0x2b0>)
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f004 fb54 	bl	800932c <itoa>
 8004c84:	4602      	mov	r2, r0
 8004c86:	2302      	movs	r3, #2
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	2310      	movs	r3, #16
 8004c8c:	2158      	movs	r1, #88	@ 0x58
 8004c8e:	20f2      	movs	r0, #242	@ 0xf2
 8004c90:	f7fe ff2a 	bl	8003ae8 <EPD_Dis_string>
	//middle
	EPD_Dis_Part(85, 0, photo1, 110, 128, POS);
 8004c94:	2301      	movs	r3, #1
 8004c96:	9301      	str	r3, [sp, #4]
 8004c98:	2380      	movs	r3, #128	@ 0x80
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	236e      	movs	r3, #110	@ 0x6e
 8004c9e:	4a74      	ldr	r2, [pc, #464]	@ (8004e70 <init_show+0x2bc>)
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	2055      	movs	r0, #85	@ 0x55
 8004ca4:	f7fe fdd0 	bl	8003848 <EPD_Dis_Part>
	//	left
	EPD_Dis_power(0, 0, (date_diff(event_power[0], Time_now)>4)?0:4-date_diff(event_power[0], Time_now));
 8004ca8:	4a6c      	ldr	r2, [pc, #432]	@ (8004e5c <init_show+0x2a8>)
 8004caa:	4b72      	ldr	r3, [pc, #456]	@ (8004e74 <init_show+0x2c0>)
 8004cac:	6811      	ldr	r1, [r2, #0]
 8004cae:	460d      	mov	r5, r1
 8004cb0:	6852      	ldr	r2, [r2, #4]
 8004cb2:	4614      	mov	r4, r2
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	4610      	mov	r0, r2
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	4619      	mov	r1, r3
 8004cbc:	462a      	mov	r2, r5
 8004cbe:	4623      	mov	r3, r4
 8004cc0:	f7ff fbd4 	bl	800446c <date_diff>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	dc11      	bgt.n	8004cee <init_show+0x13a>
 8004cca:	4a64      	ldr	r2, [pc, #400]	@ (8004e5c <init_show+0x2a8>)
 8004ccc:	4b69      	ldr	r3, [pc, #420]	@ (8004e74 <init_show+0x2c0>)
 8004cce:	6811      	ldr	r1, [r2, #0]
 8004cd0:	460d      	mov	r5, r1
 8004cd2:	6852      	ldr	r2, [r2, #4]
 8004cd4:	4614      	mov	r4, r2
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4610      	mov	r0, r2
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	462a      	mov	r2, r5
 8004ce0:	4623      	mov	r3, r4
 8004ce2:	f7ff fbc3 	bl	800446c <date_diff>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	f1c3 0304 	rsb	r3, r3, #4
 8004cec:	e000      	b.n	8004cf0 <init_show+0x13c>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	2000      	movs	r0, #0
 8004cf6:	f7fe ff2d 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_power(0, 32, (date_diff(event_power[1], Time_now)>4)?0:4-date_diff(event_power[1], Time_now));
 8004cfa:	4a58      	ldr	r2, [pc, #352]	@ (8004e5c <init_show+0x2a8>)
 8004cfc:	4b5d      	ldr	r3, [pc, #372]	@ (8004e74 <init_show+0x2c0>)
 8004cfe:	6811      	ldr	r1, [r2, #0]
 8004d00:	460d      	mov	r5, r1
 8004d02:	6852      	ldr	r2, [r2, #4]
 8004d04:	4614      	mov	r4, r2
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	4610      	mov	r0, r2
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	462a      	mov	r2, r5
 8004d10:	4623      	mov	r3, r4
 8004d12:	f7ff fbab 	bl	800446c <date_diff>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b04      	cmp	r3, #4
 8004d1a:	dc11      	bgt.n	8004d40 <init_show+0x18c>
 8004d1c:	4a4f      	ldr	r2, [pc, #316]	@ (8004e5c <init_show+0x2a8>)
 8004d1e:	4b55      	ldr	r3, [pc, #340]	@ (8004e74 <init_show+0x2c0>)
 8004d20:	6811      	ldr	r1, [r2, #0]
 8004d22:	460d      	mov	r5, r1
 8004d24:	6852      	ldr	r2, [r2, #4]
 8004d26:	4614      	mov	r4, r2
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	4610      	mov	r0, r2
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	4619      	mov	r1, r3
 8004d30:	462a      	mov	r2, r5
 8004d32:	4623      	mov	r3, r4
 8004d34:	f7ff fb9a 	bl	800446c <date_diff>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	f1c3 0304 	rsb	r3, r3, #4
 8004d3e:	e000      	b.n	8004d42 <init_show+0x18e>
 8004d40:	2300      	movs	r3, #0
 8004d42:	461a      	mov	r2, r3
 8004d44:	2120      	movs	r1, #32
 8004d46:	2000      	movs	r0, #0
 8004d48:	f7fe ff04 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_power(0, 64, (date_diff(event_power[2], Time_now)>4)?0:4-date_diff(event_power[2], Time_now));
 8004d4c:	4a43      	ldr	r2, [pc, #268]	@ (8004e5c <init_show+0x2a8>)
 8004d4e:	4b49      	ldr	r3, [pc, #292]	@ (8004e74 <init_show+0x2c0>)
 8004d50:	6811      	ldr	r1, [r2, #0]
 8004d52:	460d      	mov	r5, r1
 8004d54:	6852      	ldr	r2, [r2, #4]
 8004d56:	4614      	mov	r4, r2
 8004d58:	691a      	ldr	r2, [r3, #16]
 8004d5a:	4610      	mov	r0, r2
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	4619      	mov	r1, r3
 8004d60:	462a      	mov	r2, r5
 8004d62:	4623      	mov	r3, r4
 8004d64:	f7ff fb82 	bl	800446c <date_diff>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	dc11      	bgt.n	8004d92 <init_show+0x1de>
 8004d6e:	4a3b      	ldr	r2, [pc, #236]	@ (8004e5c <init_show+0x2a8>)
 8004d70:	4b40      	ldr	r3, [pc, #256]	@ (8004e74 <init_show+0x2c0>)
 8004d72:	6811      	ldr	r1, [r2, #0]
 8004d74:	460d      	mov	r5, r1
 8004d76:	6852      	ldr	r2, [r2, #4]
 8004d78:	4614      	mov	r4, r2
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	4610      	mov	r0, r2
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	4619      	mov	r1, r3
 8004d82:	462a      	mov	r2, r5
 8004d84:	4623      	mov	r3, r4
 8004d86:	f7ff fb71 	bl	800446c <date_diff>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	f1c3 0304 	rsb	r3, r3, #4
 8004d90:	e000      	b.n	8004d94 <init_show+0x1e0>
 8004d92:	2300      	movs	r3, #0
 8004d94:	461a      	mov	r2, r3
 8004d96:	2140      	movs	r1, #64	@ 0x40
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f7fe fedb 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_power(0, 96, (date_diff(event_power[3], Time_now)>4)?0:4-date_diff(event_power[3], Time_now));
 8004d9e:	4a2f      	ldr	r2, [pc, #188]	@ (8004e5c <init_show+0x2a8>)
 8004da0:	4b34      	ldr	r3, [pc, #208]	@ (8004e74 <init_show+0x2c0>)
 8004da2:	6811      	ldr	r1, [r2, #0]
 8004da4:	460d      	mov	r5, r1
 8004da6:	6852      	ldr	r2, [r2, #4]
 8004da8:	4614      	mov	r4, r2
 8004daa:	699a      	ldr	r2, [r3, #24]
 8004dac:	4610      	mov	r0, r2
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	4619      	mov	r1, r3
 8004db2:	462a      	mov	r2, r5
 8004db4:	4623      	mov	r3, r4
 8004db6:	f7ff fb59 	bl	800446c <date_diff>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b04      	cmp	r3, #4
 8004dbe:	dc11      	bgt.n	8004de4 <init_show+0x230>
 8004dc0:	4a26      	ldr	r2, [pc, #152]	@ (8004e5c <init_show+0x2a8>)
 8004dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8004e74 <init_show+0x2c0>)
 8004dc4:	6811      	ldr	r1, [r2, #0]
 8004dc6:	460d      	mov	r5, r1
 8004dc8:	6852      	ldr	r2, [r2, #4]
 8004dca:	4614      	mov	r4, r2
 8004dcc:	699a      	ldr	r2, [r3, #24]
 8004dce:	4610      	mov	r0, r2
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	462a      	mov	r2, r5
 8004dd6:	4623      	mov	r3, r4
 8004dd8:	f7ff fb48 	bl	800446c <date_diff>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	f1c3 0304 	rsb	r3, r3, #4
 8004de2:	e000      	b.n	8004de6 <init_show+0x232>
 8004de4:	2300      	movs	r3, #0
 8004de6:	461a      	mov	r2, r3
 8004de8:	2160      	movs	r1, #96	@ 0x60
 8004dea:	2000      	movs	r0, #0
 8004dec:	f7fe feb2 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_Part(60, 0, gImage_riji, 32, 32, NEG);
 8004df0:	2302      	movs	r3, #2
 8004df2:	9301      	str	r3, [sp, #4]
 8004df4:	2320      	movs	r3, #32
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2320      	movs	r3, #32
 8004dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8004e78 <init_show+0x2c4>)
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	203c      	movs	r0, #60	@ 0x3c
 8004e00:	f7fe fd22 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_Part(60, 32, gImage_dushu, 32, 32, POS);
 8004e04:	2301      	movs	r3, #1
 8004e06:	9301      	str	r3, [sp, #4]
 8004e08:	2320      	movs	r3, #32
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	2320      	movs	r3, #32
 8004e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e7c <init_show+0x2c8>)
 8004e10:	2120      	movs	r1, #32
 8004e12:	203c      	movs	r0, #60	@ 0x3c
 8004e14:	f7fe fd18 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_Part(60, 64, gImage_tanzi, 32, 32, POS);
 8004e18:	2301      	movs	r3, #1
 8004e1a:	9301      	str	r3, [sp, #4]
 8004e1c:	2320      	movs	r3, #32
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	2320      	movs	r3, #32
 8004e22:	4a17      	ldr	r2, [pc, #92]	@ (8004e80 <init_show+0x2cc>)
 8004e24:	2140      	movs	r1, #64	@ 0x40
 8004e26:	203c      	movs	r0, #60	@ 0x3c
 8004e28:	f7fe fd0e 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_Part(60, 96, gImage_jiaoshui, 32, 32, POS);
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	9301      	str	r3, [sp, #4]
 8004e30:	2320      	movs	r3, #32
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	2320      	movs	r3, #32
 8004e36:	4a13      	ldr	r2, [pc, #76]	@ (8004e84 <init_show+0x2d0>)
 8004e38:	2160      	movs	r1, #96	@ 0x60
 8004e3a:	203c      	movs	r0, #60	@ 0x3c
 8004e3c:	f7fe fd04 	bl	8003848 <EPD_Dis_Part>


#endif

//
	EPD_Part_Update_and_DeepSleep();
 8004e40:	f7fe fdf4 	bl	8003a2c <EPD_Part_Update_and_DeepSleep>
}
 8004e44:	bf00      	nop
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bdb0      	pop	{r4, r5, r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	08010b98 	.word	0x08010b98
 8004e50:	20000360 	.word	0x20000360
 8004e54:	20000354 	.word	0x20000354
 8004e58:	0800fec0 	.word	0x0800fec0
 8004e5c:	20000340 	.word	0x20000340
 8004e60:	2000000c 	.word	0x2000000c
 8004e64:	2000039c 	.word	0x2000039c
 8004e68:	0800fe40 	.word	0x0800fe40
 8004e6c:	20000374 	.word	0x20000374
 8004e70:	080104b8 	.word	0x080104b8
 8004e74:	2000037c 	.word	0x2000037c
 8004e78:	08010438 	.word	0x08010438
 8004e7c:	080103b8 	.word	0x080103b8
 8004e80:	080102b8 	.word	0x080102b8
 8004e84:	08010338 	.word	0x08010338

08004e88 <update_show>:

void update_show()
{
 8004e88:	b5b0      	push	{r4, r5, r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af02      	add	r7, sp, #8
	EPD_W21_Init();
 8004e8e:	f7fe fcc5 	bl	800381c <EPD_W21_Init>

#ifdef scene1
	//white
	EPD_Dis_Part(0, 0, gImage1_white, 296, 128, NEG);
 8004e92:	2302      	movs	r3, #2
 8004e94:	9301      	str	r3, [sp, #4]
 8004e96:	2380      	movs	r3, #128	@ 0x80
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	f44f 7394 	mov.w	r3, #296	@ 0x128
 8004e9e:	4a9e      	ldr	r2, [pc, #632]	@ (8005118 <update_show+0x290>)
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	f7fe fcd0 	bl	8003848 <EPD_Dis_Part>
	//right
	EPD_Dis_string(186, 0, time, 32, NEG);
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	2320      	movs	r3, #32
 8004eae:	4a9b      	ldr	r2, [pc, #620]	@ (800511c <update_show+0x294>)
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	20ba      	movs	r0, #186	@ 0xba
 8004eb4:	f7fe fe18 	bl	8003ae8 <EPD_Dis_string>
	EPD_Dis_string(200, 32, date, 16, NEG);
 8004eb8:	2302      	movs	r3, #2
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	2310      	movs	r3, #16
 8004ebe:	4a98      	ldr	r2, [pc, #608]	@ (8005120 <update_show+0x298>)
 8004ec0:	2120      	movs	r1, #32
 8004ec2:	20c8      	movs	r0, #200	@ 0xc8
 8004ec4:	f7fe fe10 	bl	8003ae8 <EPD_Dis_string>
	EPD_Dis_Part(210, 48, gImage_love, 32, 32, POS);
 8004ec8:	2301      	movs	r3, #1
 8004eca:	9301      	str	r3, [sp, #4]
 8004ecc:	2320      	movs	r3, #32
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	2320      	movs	r3, #32
 8004ed2:	4a94      	ldr	r2, [pc, #592]	@ (8005124 <update_show+0x29c>)
 8004ed4:	2130      	movs	r1, #48	@ 0x30
 8004ed6:	20d2      	movs	r0, #210	@ 0xd2
 8004ed8:	f7fe fcb6 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_string(210 + 32, 56, itoa(date_diff(Time_start, Time_now),temp_itoa,10), 16, NEG);
 8004edc:	4a92      	ldr	r2, [pc, #584]	@ (8005128 <update_show+0x2a0>)
 8004ede:	4b93      	ldr	r3, [pc, #588]	@ (800512c <update_show+0x2a4>)
 8004ee0:	6811      	ldr	r1, [r2, #0]
 8004ee2:	460d      	mov	r5, r1
 8004ee4:	6852      	ldr	r2, [r2, #4]
 8004ee6:	4614      	mov	r4, r2
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4610      	mov	r0, r2
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	462a      	mov	r2, r5
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	f7ff faba 	bl	800446c <date_diff>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	220a      	movs	r2, #10
 8004efc:	498c      	ldr	r1, [pc, #560]	@ (8005130 <update_show+0x2a8>)
 8004efe:	4618      	mov	r0, r3
 8004f00:	f004 fa14 	bl	800932c <itoa>
 8004f04:	4602      	mov	r2, r0
 8004f06:	2302      	movs	r3, #2
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	2310      	movs	r3, #16
 8004f0c:	2138      	movs	r1, #56	@ 0x38
 8004f0e:	20f2      	movs	r0, #242	@ 0xf2
 8004f10:	f7fe fdea 	bl	8003ae8 <EPD_Dis_string>
	EPD_Dis_Part(210, 80, gImage_haidi, 32, 32, NEG);
 8004f14:	2302      	movs	r3, #2
 8004f16:	9301      	str	r3, [sp, #4]
 8004f18:	2320      	movs	r3, #32
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	2320      	movs	r3, #32
 8004f1e:	4a85      	ldr	r2, [pc, #532]	@ (8005134 <update_show+0x2ac>)
 8004f20:	2150      	movs	r1, #80	@ 0x50
 8004f22:	20d2      	movs	r0, #210	@ 0xd2
 8004f24:	f7fe fc90 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_string(210 + 32, 88, itoa(date_diff(Time_haidilao, Time_now),temp_itoa,10), 16, NEG);
 8004f28:	4a7f      	ldr	r2, [pc, #508]	@ (8005128 <update_show+0x2a0>)
 8004f2a:	4b83      	ldr	r3, [pc, #524]	@ (8005138 <update_show+0x2b0>)
 8004f2c:	6811      	ldr	r1, [r2, #0]
 8004f2e:	460d      	mov	r5, r1
 8004f30:	6852      	ldr	r2, [r2, #4]
 8004f32:	4614      	mov	r4, r2
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	4610      	mov	r0, r2
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	462a      	mov	r2, r5
 8004f3e:	4623      	mov	r3, r4
 8004f40:	f7ff fa94 	bl	800446c <date_diff>
 8004f44:	4603      	mov	r3, r0
 8004f46:	220a      	movs	r2, #10
 8004f48:	4979      	ldr	r1, [pc, #484]	@ (8005130 <update_show+0x2a8>)
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f004 f9ee 	bl	800932c <itoa>
 8004f50:	4602      	mov	r2, r0
 8004f52:	2302      	movs	r3, #2
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	2310      	movs	r3, #16
 8004f58:	2158      	movs	r1, #88	@ 0x58
 8004f5a:	20f2      	movs	r0, #242	@ 0xf2
 8004f5c:	f7fe fdc4 	bl	8003ae8 <EPD_Dis_string>
	//middle
	EPD_Dis_Part(85, 0, photo1, 110, 128, POS);
 8004f60:	2301      	movs	r3, #1
 8004f62:	9301      	str	r3, [sp, #4]
 8004f64:	2380      	movs	r3, #128	@ 0x80
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	236e      	movs	r3, #110	@ 0x6e
 8004f6a:	4a74      	ldr	r2, [pc, #464]	@ (800513c <update_show+0x2b4>)
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	2055      	movs	r0, #85	@ 0x55
 8004f70:	f7fe fc6a 	bl	8003848 <EPD_Dis_Part>
	//	left
	EPD_Dis_power(0, 0, (date_diff(event_power[0], Time_now)>4)?0:4-date_diff(event_power[0], Time_now));
 8004f74:	4a6c      	ldr	r2, [pc, #432]	@ (8005128 <update_show+0x2a0>)
 8004f76:	4b72      	ldr	r3, [pc, #456]	@ (8005140 <update_show+0x2b8>)
 8004f78:	6811      	ldr	r1, [r2, #0]
 8004f7a:	460d      	mov	r5, r1
 8004f7c:	6852      	ldr	r2, [r2, #4]
 8004f7e:	4614      	mov	r4, r2
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	4610      	mov	r0, r2
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	4619      	mov	r1, r3
 8004f88:	462a      	mov	r2, r5
 8004f8a:	4623      	mov	r3, r4
 8004f8c:	f7ff fa6e 	bl	800446c <date_diff>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	dc11      	bgt.n	8004fba <update_show+0x132>
 8004f96:	4a64      	ldr	r2, [pc, #400]	@ (8005128 <update_show+0x2a0>)
 8004f98:	4b69      	ldr	r3, [pc, #420]	@ (8005140 <update_show+0x2b8>)
 8004f9a:	6811      	ldr	r1, [r2, #0]
 8004f9c:	460d      	mov	r5, r1
 8004f9e:	6852      	ldr	r2, [r2, #4]
 8004fa0:	4614      	mov	r4, r2
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	4619      	mov	r1, r3
 8004faa:	462a      	mov	r2, r5
 8004fac:	4623      	mov	r3, r4
 8004fae:	f7ff fa5d 	bl	800446c <date_diff>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	f1c3 0304 	rsb	r3, r3, #4
 8004fb8:	e000      	b.n	8004fbc <update_show+0x134>
 8004fba:	2300      	movs	r3, #0
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	2000      	movs	r0, #0
 8004fc2:	f7fe fdc7 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_power(0, 32, (date_diff(event_power[1], Time_now)>4)?0:4-date_diff(event_power[1], Time_now));
 8004fc6:	4a58      	ldr	r2, [pc, #352]	@ (8005128 <update_show+0x2a0>)
 8004fc8:	4b5d      	ldr	r3, [pc, #372]	@ (8005140 <update_show+0x2b8>)
 8004fca:	6811      	ldr	r1, [r2, #0]
 8004fcc:	460d      	mov	r5, r1
 8004fce:	6852      	ldr	r2, [r2, #4]
 8004fd0:	4614      	mov	r4, r2
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	4610      	mov	r0, r2
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	4619      	mov	r1, r3
 8004fda:	462a      	mov	r2, r5
 8004fdc:	4623      	mov	r3, r4
 8004fde:	f7ff fa45 	bl	800446c <date_diff>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	dc11      	bgt.n	800500c <update_show+0x184>
 8004fe8:	4a4f      	ldr	r2, [pc, #316]	@ (8005128 <update_show+0x2a0>)
 8004fea:	4b55      	ldr	r3, [pc, #340]	@ (8005140 <update_show+0x2b8>)
 8004fec:	6811      	ldr	r1, [r2, #0]
 8004fee:	460d      	mov	r5, r1
 8004ff0:	6852      	ldr	r2, [r2, #4]
 8004ff2:	4614      	mov	r4, r2
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	4610      	mov	r0, r2
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	462a      	mov	r2, r5
 8004ffe:	4623      	mov	r3, r4
 8005000:	f7ff fa34 	bl	800446c <date_diff>
 8005004:	4603      	mov	r3, r0
 8005006:	f1c3 0304 	rsb	r3, r3, #4
 800500a:	e000      	b.n	800500e <update_show+0x186>
 800500c:	2300      	movs	r3, #0
 800500e:	461a      	mov	r2, r3
 8005010:	2120      	movs	r1, #32
 8005012:	2000      	movs	r0, #0
 8005014:	f7fe fd9e 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_power(0, 64, (date_diff(event_power[2], Time_now)>4)?0:4-date_diff(event_power[2], Time_now));
 8005018:	4a43      	ldr	r2, [pc, #268]	@ (8005128 <update_show+0x2a0>)
 800501a:	4b49      	ldr	r3, [pc, #292]	@ (8005140 <update_show+0x2b8>)
 800501c:	6811      	ldr	r1, [r2, #0]
 800501e:	460d      	mov	r5, r1
 8005020:	6852      	ldr	r2, [r2, #4]
 8005022:	4614      	mov	r4, r2
 8005024:	691a      	ldr	r2, [r3, #16]
 8005026:	4610      	mov	r0, r2
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	4619      	mov	r1, r3
 800502c:	462a      	mov	r2, r5
 800502e:	4623      	mov	r3, r4
 8005030:	f7ff fa1c 	bl	800446c <date_diff>
 8005034:	4603      	mov	r3, r0
 8005036:	2b04      	cmp	r3, #4
 8005038:	dc11      	bgt.n	800505e <update_show+0x1d6>
 800503a:	4a3b      	ldr	r2, [pc, #236]	@ (8005128 <update_show+0x2a0>)
 800503c:	4b40      	ldr	r3, [pc, #256]	@ (8005140 <update_show+0x2b8>)
 800503e:	6811      	ldr	r1, [r2, #0]
 8005040:	460d      	mov	r5, r1
 8005042:	6852      	ldr	r2, [r2, #4]
 8005044:	4614      	mov	r4, r2
 8005046:	691a      	ldr	r2, [r3, #16]
 8005048:	4610      	mov	r0, r2
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	4619      	mov	r1, r3
 800504e:	462a      	mov	r2, r5
 8005050:	4623      	mov	r3, r4
 8005052:	f7ff fa0b 	bl	800446c <date_diff>
 8005056:	4603      	mov	r3, r0
 8005058:	f1c3 0304 	rsb	r3, r3, #4
 800505c:	e000      	b.n	8005060 <update_show+0x1d8>
 800505e:	2300      	movs	r3, #0
 8005060:	461a      	mov	r2, r3
 8005062:	2140      	movs	r1, #64	@ 0x40
 8005064:	2000      	movs	r0, #0
 8005066:	f7fe fd75 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_power(0, 96, (date_diff(event_power[3], Time_now)>4)?0:4-date_diff(event_power[3], Time_now));
 800506a:	4a2f      	ldr	r2, [pc, #188]	@ (8005128 <update_show+0x2a0>)
 800506c:	4b34      	ldr	r3, [pc, #208]	@ (8005140 <update_show+0x2b8>)
 800506e:	6811      	ldr	r1, [r2, #0]
 8005070:	460d      	mov	r5, r1
 8005072:	6852      	ldr	r2, [r2, #4]
 8005074:	4614      	mov	r4, r2
 8005076:	699a      	ldr	r2, [r3, #24]
 8005078:	4610      	mov	r0, r2
 800507a:	69db      	ldr	r3, [r3, #28]
 800507c:	4619      	mov	r1, r3
 800507e:	462a      	mov	r2, r5
 8005080:	4623      	mov	r3, r4
 8005082:	f7ff f9f3 	bl	800446c <date_diff>
 8005086:	4603      	mov	r3, r0
 8005088:	2b04      	cmp	r3, #4
 800508a:	dc11      	bgt.n	80050b0 <update_show+0x228>
 800508c:	4a26      	ldr	r2, [pc, #152]	@ (8005128 <update_show+0x2a0>)
 800508e:	4b2c      	ldr	r3, [pc, #176]	@ (8005140 <update_show+0x2b8>)
 8005090:	6811      	ldr	r1, [r2, #0]
 8005092:	460d      	mov	r5, r1
 8005094:	6852      	ldr	r2, [r2, #4]
 8005096:	4614      	mov	r4, r2
 8005098:	699a      	ldr	r2, [r3, #24]
 800509a:	4610      	mov	r0, r2
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	4619      	mov	r1, r3
 80050a0:	462a      	mov	r2, r5
 80050a2:	4623      	mov	r3, r4
 80050a4:	f7ff f9e2 	bl	800446c <date_diff>
 80050a8:	4603      	mov	r3, r0
 80050aa:	f1c3 0304 	rsb	r3, r3, #4
 80050ae:	e000      	b.n	80050b2 <update_show+0x22a>
 80050b0:	2300      	movs	r3, #0
 80050b2:	461a      	mov	r2, r3
 80050b4:	2160      	movs	r1, #96	@ 0x60
 80050b6:	2000      	movs	r0, #0
 80050b8:	f7fe fd4c 	bl	8003b54 <EPD_Dis_power>
	EPD_Dis_Part(60, 0, gImage_riji, 32, 32, NEG);
 80050bc:	2302      	movs	r3, #2
 80050be:	9301      	str	r3, [sp, #4]
 80050c0:	2320      	movs	r3, #32
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	2320      	movs	r3, #32
 80050c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005144 <update_show+0x2bc>)
 80050c8:	2100      	movs	r1, #0
 80050ca:	203c      	movs	r0, #60	@ 0x3c
 80050cc:	f7fe fbbc 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_Part(60, 32, gImage_dushu, 32, 32, POS);
 80050d0:	2301      	movs	r3, #1
 80050d2:	9301      	str	r3, [sp, #4]
 80050d4:	2320      	movs	r3, #32
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	2320      	movs	r3, #32
 80050da:	4a1b      	ldr	r2, [pc, #108]	@ (8005148 <update_show+0x2c0>)
 80050dc:	2120      	movs	r1, #32
 80050de:	203c      	movs	r0, #60	@ 0x3c
 80050e0:	f7fe fbb2 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_Part(60, 64, gImage_tanzi, 32, 32, POS);
 80050e4:	2301      	movs	r3, #1
 80050e6:	9301      	str	r3, [sp, #4]
 80050e8:	2320      	movs	r3, #32
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	2320      	movs	r3, #32
 80050ee:	4a17      	ldr	r2, [pc, #92]	@ (800514c <update_show+0x2c4>)
 80050f0:	2140      	movs	r1, #64	@ 0x40
 80050f2:	203c      	movs	r0, #60	@ 0x3c
 80050f4:	f7fe fba8 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_Part(60, 96, gImage_jiaoshui, 32, 32, POS);
 80050f8:	2301      	movs	r3, #1
 80050fa:	9301      	str	r3, [sp, #4]
 80050fc:	2320      	movs	r3, #32
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	2320      	movs	r3, #32
 8005102:	4a13      	ldr	r2, [pc, #76]	@ (8005150 <update_show+0x2c8>)
 8005104:	2160      	movs	r1, #96	@ 0x60
 8005106:	203c      	movs	r0, #60	@ 0x3c
 8005108:	f7fe fb9e 	bl	8003848 <EPD_Dis_Part>
	EPD_Dis_string(190 + 32, 56, itoa(date_diff(Time_start, Time_now),temp_itoa,10), 16, NEG);
	EPD_Dis_Part(190, 80, gImage_huoguo, 32, 32, POS);
	EPD_Dis_string(190 + 32, 88, itoa(date_diff(Time_haidilao, Time_now),temp_itoa,10), 16, NEG);
#endif

	EPD_Part_Update_and_DeepSleep();
 800510c:	f7fe fc8e 	bl	8003a2c <EPD_Part_Update_and_DeepSleep>
}
 8005110:	bf00      	nop
 8005112:	46bd      	mov	sp, r7
 8005114:	bdb0      	pop	{r4, r5, r7, pc}
 8005116:	bf00      	nop
 8005118:	08010b98 	.word	0x08010b98
 800511c:	20000360 	.word	0x20000360
 8005120:	20000354 	.word	0x20000354
 8005124:	0800fec0 	.word	0x0800fec0
 8005128:	20000340 	.word	0x20000340
 800512c:	2000000c 	.word	0x2000000c
 8005130:	2000039c 	.word	0x2000039c
 8005134:	0800fe40 	.word	0x0800fe40
 8005138:	20000374 	.word	0x20000374
 800513c:	080104b8 	.word	0x080104b8
 8005140:	2000037c 	.word	0x2000037c
 8005144:	08010438 	.word	0x08010438
 8005148:	080103b8 	.word	0x080103b8
 800514c:	080102b8 	.word	0x080102b8
 8005150:	08010338 	.word	0x08010338

08005154 <HAL_UART_RxCpltCallback>:
#include "myfreertos.h"

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a05      	ldr	r2, [pc, #20]	@ (8005178 <HAL_UART_RxCpltCallback+0x24>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d104      	bne.n	8005170 <HAL_UART_RxCpltCallback+0x1c>
    {
    	HAL_UART_Receive_IT(&huart2, rxBuffer, RTX_BUFFER_SIZE);    // 
 8005166:	2201      	movs	r2, #1
 8005168:	4904      	ldr	r1, [pc, #16]	@ (800517c <HAL_UART_RxCpltCallback+0x28>)
 800516a:	4805      	ldr	r0, [pc, #20]	@ (8005180 <HAL_UART_RxCpltCallback+0x2c>)
 800516c:	f7fd fca3 	bl	8002ab6 <HAL_UART_Receive_IT>
    }
}
 8005170:	bf00      	nop
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	40004400 	.word	0x40004400
 800517c:	20000350 	.word	0x20000350
 8005180:	200002f4 	.word	0x200002f4

08005184 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800518a:	f3ef 8305 	mrs	r3, IPSR
 800518e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005190:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10f      	bne.n	80051b6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005196:	f3ef 8310 	mrs	r3, PRIMASK
 800519a:	607b      	str	r3, [r7, #4]
  return(result);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d109      	bne.n	80051b6 <osKernelInitialize+0x32>
 80051a2:	4b10      	ldr	r3, [pc, #64]	@ (80051e4 <osKernelInitialize+0x60>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d109      	bne.n	80051be <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80051aa:	f3ef 8311 	mrs	r3, BASEPRI
 80051ae:	603b      	str	r3, [r7, #0]
  return(result);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80051b6:	f06f 0305 	mvn.w	r3, #5
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	e00c      	b.n	80051d8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80051be:	4b09      	ldr	r3, [pc, #36]	@ (80051e4 <osKernelInitialize+0x60>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d105      	bne.n	80051d2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80051c6:	4b07      	ldr	r3, [pc, #28]	@ (80051e4 <osKernelInitialize+0x60>)
 80051c8:	2201      	movs	r2, #1
 80051ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80051cc:	2300      	movs	r3, #0
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	e002      	b.n	80051d8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80051d2:	f04f 33ff 	mov.w	r3, #4294967295
 80051d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80051d8:	68fb      	ldr	r3, [r7, #12]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	bc80      	pop	{r7}
 80051e2:	4770      	bx	lr
 80051e4:	200003a8 	.word	0x200003a8

080051e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051ee:	f3ef 8305 	mrs	r3, IPSR
 80051f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80051f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10f      	bne.n	800521a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051fa:	f3ef 8310 	mrs	r3, PRIMASK
 80051fe:	607b      	str	r3, [r7, #4]
  return(result);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d109      	bne.n	800521a <osKernelStart+0x32>
 8005206:	4b11      	ldr	r3, [pc, #68]	@ (800524c <osKernelStart+0x64>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2b02      	cmp	r3, #2
 800520c:	d109      	bne.n	8005222 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800520e:	f3ef 8311 	mrs	r3, BASEPRI
 8005212:	603b      	str	r3, [r7, #0]
  return(result);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <osKernelStart+0x3a>
    stat = osErrorISR;
 800521a:	f06f 0305 	mvn.w	r3, #5
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	e00e      	b.n	8005240 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005222:	4b0a      	ldr	r3, [pc, #40]	@ (800524c <osKernelStart+0x64>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d107      	bne.n	800523a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800522a:	4b08      	ldr	r3, [pc, #32]	@ (800524c <osKernelStart+0x64>)
 800522c:	2202      	movs	r2, #2
 800522e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005230:	f002 f98c 	bl	800754c <vTaskStartScheduler>
      stat = osOK;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	e002      	b.n	8005240 <osKernelStart+0x58>
    } else {
      stat = osError;
 800523a:	f04f 33ff 	mov.w	r3, #4294967295
 800523e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005240:	68fb      	ldr	r3, [r7, #12]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	200003a8 	.word	0x200003a8

08005250 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005250:	b580      	push	{r7, lr}
 8005252:	b092      	sub	sp, #72	@ 0x48
 8005254:	af04      	add	r7, sp, #16
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800525c:	2300      	movs	r3, #0
 800525e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005260:	f3ef 8305 	mrs	r3, IPSR
 8005264:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005268:	2b00      	cmp	r3, #0
 800526a:	f040 8094 	bne.w	8005396 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800526e:	f3ef 8310 	mrs	r3, PRIMASK
 8005272:	623b      	str	r3, [r7, #32]
  return(result);
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	2b00      	cmp	r3, #0
 8005278:	f040 808d 	bne.w	8005396 <osThreadNew+0x146>
 800527c:	4b48      	ldr	r3, [pc, #288]	@ (80053a0 <osThreadNew+0x150>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b02      	cmp	r3, #2
 8005282:	d106      	bne.n	8005292 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005284:	f3ef 8311 	mrs	r3, BASEPRI
 8005288:	61fb      	str	r3, [r7, #28]
  return(result);
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	2b00      	cmp	r3, #0
 800528e:	f040 8082 	bne.w	8005396 <osThreadNew+0x146>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d07e      	beq.n	8005396 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005298:	2380      	movs	r3, #128	@ 0x80
 800529a:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800529c:	2318      	movs	r3, #24
 800529e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 80052a0:	2300      	movs	r3, #0
 80052a2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80052a4:	f107 031b 	add.w	r3, r7, #27
 80052a8:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 80052aa:	f04f 33ff 	mov.w	r3, #4294967295
 80052ae:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d045      	beq.n	8005342 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d002      	beq.n	80052c4 <osThreadNew+0x74>
        name = attr->name;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80052d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d008      	beq.n	80052ea <osThreadNew+0x9a>
 80052d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052da:	2b38      	cmp	r3, #56	@ 0x38
 80052dc:	d805      	bhi.n	80052ea <osThreadNew+0x9a>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <osThreadNew+0x9e>
        return (NULL);
 80052ea:	2300      	movs	r3, #0
 80052ec:	e054      	b.n	8005398 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d003      	beq.n	80052fe <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	089b      	lsrs	r3, r3, #2
 80052fc:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00e      	beq.n	8005324 <osThreadNew+0xd4>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	2ba7      	cmp	r3, #167	@ 0xa7
 800530c:	d90a      	bls.n	8005324 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005312:	2b00      	cmp	r3, #0
 8005314:	d006      	beq.n	8005324 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d002      	beq.n	8005324 <osThreadNew+0xd4>
        mem = 1;
 800531e:	2301      	movs	r3, #1
 8005320:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005322:	e010      	b.n	8005346 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10c      	bne.n	8005346 <osThreadNew+0xf6>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d108      	bne.n	8005346 <osThreadNew+0xf6>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d104      	bne.n	8005346 <osThreadNew+0xf6>
          mem = 0;
 800533c:	2300      	movs	r3, #0
 800533e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005340:	e001      	b.n	8005346 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005342:	2300      	movs	r3, #0
 8005344:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8005346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005348:	2b01      	cmp	r3, #1
 800534a:	d110      	bne.n	800536e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005354:	9202      	str	r2, [sp, #8]
 8005356:	9301      	str	r3, [sp, #4]
 8005358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005360:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f001 fe92 	bl	800708c <xTaskCreateStatic>
 8005368:	4603      	mov	r3, r0
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	e013      	b.n	8005396 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800536e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005370:	2b00      	cmp	r3, #0
 8005372:	d110      	bne.n	8005396 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005376:	b29a      	uxth	r2, r3
 8005378:	f107 0314 	add.w	r3, r7, #20
 800537c:	9301      	str	r3, [sp, #4]
 800537e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f001 fedf 	bl	800714a <xTaskCreate>
 800538c:	4603      	mov	r3, r0
 800538e:	2b01      	cmp	r3, #1
 8005390:	d001      	beq.n	8005396 <osThreadNew+0x146>
          hTask = NULL;
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005396:	697b      	ldr	r3, [r7, #20]
}
 8005398:	4618      	mov	r0, r3
 800539a:	3738      	adds	r7, #56	@ 0x38
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	200003a8 	.word	0x200003a8

080053a4 <osThreadSuspend>:
  }

  return (stat);
}

osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053b0:	f3ef 8305 	mrs	r3, IPSR
 80053b4:	617b      	str	r3, [r7, #20]
  return(result);
 80053b6:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10f      	bne.n	80053dc <osThreadSuspend+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053bc:	f3ef 8310 	mrs	r3, PRIMASK
 80053c0:	613b      	str	r3, [r7, #16]
  return(result);
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d109      	bne.n	80053dc <osThreadSuspend+0x38>
 80053c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005408 <osThreadSuspend+0x64>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d109      	bne.n	80053e4 <osThreadSuspend+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80053d0:	f3ef 8311 	mrs	r3, BASEPRI
 80053d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d003      	beq.n	80053e4 <osThreadSuspend+0x40>
    stat = osErrorISR;
 80053dc:	f06f 0305 	mvn.w	r3, #5
 80053e0:	61fb      	str	r3, [r7, #28]
 80053e2:	e00b      	b.n	80053fc <osThreadSuspend+0x58>
  }
  else if (hTask == NULL) {
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d103      	bne.n	80053f2 <osThreadSuspend+0x4e>
    stat = osErrorParameter;
 80053ea:	f06f 0303 	mvn.w	r3, #3
 80053ee:	61fb      	str	r3, [r7, #28]
 80053f0:	e004      	b.n	80053fc <osThreadSuspend+0x58>
  }
  else {
    stat = osOK;
 80053f2:	2300      	movs	r3, #0
 80053f4:	61fb      	str	r3, [r7, #28]
    vTaskSuspend (hTask);
 80053f6:	69b8      	ldr	r0, [r7, #24]
 80053f8:	f002 f832 	bl	8007460 <vTaskSuspend>
  }

  return (stat);
 80053fc:	69fb      	ldr	r3, [r7, #28]
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3720      	adds	r7, #32
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	200003a8 	.word	0x200003a8

0800540c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005414:	f3ef 8305 	mrs	r3, IPSR
 8005418:	613b      	str	r3, [r7, #16]
  return(result);
 800541a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10f      	bne.n	8005440 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005420:	f3ef 8310 	mrs	r3, PRIMASK
 8005424:	60fb      	str	r3, [r7, #12]
  return(result);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <osDelay+0x34>
 800542c:	4b0d      	ldr	r3, [pc, #52]	@ (8005464 <osDelay+0x58>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b02      	cmp	r3, #2
 8005432:	d109      	bne.n	8005448 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005434:	f3ef 8311 	mrs	r3, BASEPRI
 8005438:	60bb      	str	r3, [r7, #8]
  return(result);
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <osDelay+0x3c>
    stat = osErrorISR;
 8005440:	f06f 0305 	mvn.w	r3, #5
 8005444:	617b      	str	r3, [r7, #20]
 8005446:	e007      	b.n	8005458 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005448:	2300      	movs	r3, #0
 800544a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d002      	beq.n	8005458 <osDelay+0x4c>
      vTaskDelay(ticks);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f001 ffce 	bl	80073f4 <vTaskDelay>
    }
  }

  return (stat);
 8005458:	697b      	ldr	r3, [r7, #20]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3718      	adds	r7, #24
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	200003a8 	.word	0x200003a8

08005468 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f003 fb2f 	bl	8008ad4 <pvTimerGetTimerID>
 8005476:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <TimerCallback+0x22>
    callb->func (callb->arg);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	6852      	ldr	r2, [r2, #4]
 8005486:	4610      	mov	r0, r2
 8005488:	4798      	blx	r3
  }
}
 800548a:	bf00      	nop
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8005494:	b580      	push	{r7, lr}
 8005496:	b08e      	sub	sp, #56	@ 0x38
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	607a      	str	r2, [r7, #4]
 800549e:	603b      	str	r3, [r7, #0]
 80054a0:	460b      	mov	r3, r1
 80054a2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80054a4:	2300      	movs	r3, #0
 80054a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054a8:	f3ef 8305 	mrs	r3, IPSR
 80054ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80054ae:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d16a      	bne.n	800558a <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b4:	f3ef 8310 	mrs	r3, PRIMASK
 80054b8:	617b      	str	r3, [r7, #20]
  return(result);
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d164      	bne.n	800558a <osTimerNew+0xf6>
 80054c0:	4b34      	ldr	r3, [pc, #208]	@ (8005594 <osTimerNew+0x100>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d105      	bne.n	80054d4 <osTimerNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80054c8:	f3ef 8311 	mrs	r3, BASEPRI
 80054cc:	613b      	str	r3, [r7, #16]
  return(result);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d15a      	bne.n	800558a <osTimerNew+0xf6>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d057      	beq.n	800558a <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80054da:	2008      	movs	r0, #8
 80054dc:	f003 fd30 	bl	8008f40 <pvPortMalloc>
 80054e0:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d050      	beq.n	800558a <osTimerNew+0xf6>
      callb->func = func;
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80054f4:	7afb      	ldrb	r3, [r7, #11]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d102      	bne.n	8005500 <osTimerNew+0x6c>
        reload = pdFALSE;
 80054fa:	2300      	movs	r3, #0
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054fe:	e001      	b.n	8005504 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 8005500:	2301      	movs	r3, #1
 8005502:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      mem  = -1;
 8005504:	f04f 33ff 	mov.w	r3, #4294967295
 8005508:	623b      	str	r3, [r7, #32]
      name = NULL;
 800550a:	2300      	movs	r3, #0
 800550c:	62fb      	str	r3, [r7, #44]	@ 0x2c

      if (attr != NULL) {
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d01c      	beq.n	800554e <osTimerNew+0xba>
        if (attr->name != NULL) {
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <osTimerNew+0x8e>
          name = attr->name;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d006      	beq.n	8005538 <osTimerNew+0xa4>
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	2b2f      	cmp	r3, #47	@ 0x2f
 8005530:	d902      	bls.n	8005538 <osTimerNew+0xa4>
          mem = 1;
 8005532:	2301      	movs	r3, #1
 8005534:	623b      	str	r3, [r7, #32]
 8005536:	e00c      	b.n	8005552 <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d108      	bne.n	8005552 <osTimerNew+0xbe>
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d104      	bne.n	8005552 <osTimerNew+0xbe>
            mem = 0;
 8005548:	2300      	movs	r3, #0
 800554a:	623b      	str	r3, [r7, #32]
 800554c:	e001      	b.n	8005552 <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800554e:	2300      	movs	r3, #0
 8005550:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 8005552:	6a3b      	ldr	r3, [r7, #32]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d10c      	bne.n	8005572 <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	9301      	str	r3, [sp, #4]
 800555e:	4b0e      	ldr	r3, [pc, #56]	@ (8005598 <osTimerNew+0x104>)
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005566:	2101      	movs	r1, #1
 8005568:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800556a:	f002 ff6a 	bl	8008442 <xTimerCreateStatic>
 800556e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8005570:	e00b      	b.n	800558a <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 8005572:	6a3b      	ldr	r3, [r7, #32]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d108      	bne.n	800558a <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8005578:	4b07      	ldr	r3, [pc, #28]	@ (8005598 <osTimerNew+0x104>)
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005580:	2101      	movs	r1, #1
 8005582:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005584:	f002 ff3c 	bl	8008400 <xTimerCreate>
 8005588:	62b8      	str	r0, [r7, #40]	@ 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800558a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800558c:	4618      	mov	r0, r3
 800558e:	3730      	adds	r7, #48	@ 0x30
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	200003a8 	.word	0x200003a8
 8005598:	08005469 	.word	0x08005469

0800559c <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800559c:	b580      	push	{r7, lr}
 800559e:	b088      	sub	sp, #32
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055a8:	f3ef 8305 	mrs	r3, IPSR
 80055ac:	617b      	str	r3, [r7, #20]
  return(result);
 80055ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d13d      	bne.n	8005630 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055b4:	f3ef 8310 	mrs	r3, PRIMASK
 80055b8:	613b      	str	r3, [r7, #16]
  return(result);
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d137      	bne.n	8005630 <osEventFlagsNew+0x94>
 80055c0:	4b1e      	ldr	r3, [pc, #120]	@ (800563c <osEventFlagsNew+0xa0>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d105      	bne.n	80055d4 <osEventFlagsNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80055c8:	f3ef 8311 	mrs	r3, BASEPRI
 80055cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d12d      	bne.n	8005630 <osEventFlagsNew+0x94>
    mem = -1;
 80055d4:	f04f 33ff 	mov.w	r3, #4294967295
 80055d8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d015      	beq.n	800560c <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d006      	beq.n	80055f6 <osEventFlagsNew+0x5a>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	2b1f      	cmp	r3, #31
 80055ee:	d902      	bls.n	80055f6 <osEventFlagsNew+0x5a>
        mem = 1;
 80055f0:	2301      	movs	r3, #1
 80055f2:	61bb      	str	r3, [r7, #24]
 80055f4:	e00c      	b.n	8005610 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d108      	bne.n	8005610 <osEventFlagsNew+0x74>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d104      	bne.n	8005610 <osEventFlagsNew+0x74>
          mem = 0;
 8005606:	2300      	movs	r3, #0
 8005608:	61bb      	str	r3, [r7, #24]
 800560a:	e001      	b.n	8005610 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 800560c:	2300      	movs	r3, #0
 800560e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d106      	bne.n	8005624 <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fa68 	bl	8005af0 <xEventGroupCreateStatic>
 8005620:	61f8      	str	r0, [r7, #28]
 8005622:	e005      	b.n	8005630 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d102      	bne.n	8005630 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 800562a:	f000 fa9a 	bl	8005b62 <xEventGroupCreate>
 800562e:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8005630:	69fb      	ldr	r3, [r7, #28]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	200003a8 	.word	0x200003a8

08005640 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <osEventFlagsSet+0x1c>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800565a:	d303      	bcc.n	8005664 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800565c:	f06f 0303 	mvn.w	r3, #3
 8005660:	61fb      	str	r3, [r7, #28]
 8005662:	e03a      	b.n	80056da <osEventFlagsSet+0x9a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005664:	f3ef 8305 	mrs	r3, IPSR
 8005668:	617b      	str	r3, [r7, #20]
  return(result);
 800566a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10f      	bne.n	8005690 <osEventFlagsSet+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005670:	f3ef 8310 	mrs	r3, PRIMASK
 8005674:	613b      	str	r3, [r7, #16]
  return(result);
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d109      	bne.n	8005690 <osEventFlagsSet+0x50>
 800567c:	4b19      	ldr	r3, [pc, #100]	@ (80056e4 <osEventFlagsSet+0xa4>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b02      	cmp	r3, #2
 8005682:	d123      	bne.n	80056cc <osEventFlagsSet+0x8c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005684:	f3ef 8311 	mrs	r3, BASEPRI
 8005688:	60fb      	str	r3, [r7, #12]
  return(result);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d01d      	beq.n	80056cc <osEventFlagsSet+0x8c>
    yield = pdFALSE;
 8005690:	2300      	movs	r3, #0
 8005692:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 8005694:	f107 0308 	add.w	r3, r7, #8
 8005698:	461a      	mov	r2, r3
 800569a:	6839      	ldr	r1, [r7, #0]
 800569c:	69b8      	ldr	r0, [r7, #24]
 800569e:	f000 fc07 	bl	8005eb0 <xEventGroupSetBitsFromISR>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <osEventFlagsSet+0x70>
      rflags = (uint32_t)osErrorResource;
 80056a8:	f06f 0302 	mvn.w	r3, #2
 80056ac:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 80056ae:	e013      	b.n	80056d8 <osEventFlagsSet+0x98>
    } else {
      rflags = flags;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00e      	beq.n	80056d8 <osEventFlagsSet+0x98>
 80056ba:	4b0b      	ldr	r3, [pc, #44]	@ (80056e8 <osEventFlagsSet+0xa8>)
 80056bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	f3bf 8f4f 	dsb	sy
 80056c6:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 80056ca:	e005      	b.n	80056d8 <osEventFlagsSet+0x98>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80056cc:	6839      	ldr	r1, [r7, #0]
 80056ce:	69b8      	ldr	r0, [r7, #24]
 80056d0:	f000 fb34 	bl	8005d3c <xEventGroupSetBits>
 80056d4:	61f8      	str	r0, [r7, #28]
 80056d6:	e000      	b.n	80056da <osEventFlagsSet+0x9a>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 80056d8:	bf00      	nop
  }

  return (rflags);
 80056da:	69fb      	ldr	r3, [r7, #28]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3720      	adds	r7, #32
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	200003a8 	.word	0x200003a8
 80056e8:	e000ed04 	.word	0xe000ed04

080056ec <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08e      	sub	sp, #56	@ 0x38
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
 80056f8:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d003      	beq.n	800570c <osEventFlagsWait+0x20>
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800570a:	d303      	bcc.n	8005714 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800570c:	f06f 0303 	mvn.w	r3, #3
 8005710:	627b      	str	r3, [r7, #36]	@ 0x24
 8005712:	e059      	b.n	80057c8 <osEventFlagsWait+0xdc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005714:	f3ef 8305 	mrs	r3, IPSR
 8005718:	61fb      	str	r3, [r7, #28]
  return(result);
 800571a:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 800571c:	2b00      	cmp	r3, #0
 800571e:	d10f      	bne.n	8005740 <osEventFlagsWait+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005720:	f3ef 8310 	mrs	r3, PRIMASK
 8005724:	61bb      	str	r3, [r7, #24]
  return(result);
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d109      	bne.n	8005740 <osEventFlagsWait+0x54>
 800572c:	4b29      	ldr	r3, [pc, #164]	@ (80057d4 <osEventFlagsWait+0xe8>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2b02      	cmp	r3, #2
 8005732:	d109      	bne.n	8005748 <osEventFlagsWait+0x5c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005734:	f3ef 8311 	mrs	r3, BASEPRI
 8005738:	617b      	str	r3, [r7, #20]
  return(result);
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <osEventFlagsWait+0x5c>
    rflags = (uint32_t)osErrorISR;
 8005740:	f06f 0305 	mvn.w	r3, #5
 8005744:	627b      	str	r3, [r7, #36]	@ 0x24
 8005746:	e03f      	b.n	80057c8 <osEventFlagsWait+0xdc>
  }
  else {
    if (options & osFlagsWaitAll) {
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <osEventFlagsWait+0x6c>
      wait_all = pdTRUE;
 8005752:	2301      	movs	r3, #1
 8005754:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005756:	e001      	b.n	800575c <osEventFlagsWait+0x70>
    } else {
      wait_all = pdFAIL;
 8005758:	2300      	movs	r3, #0
 800575a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    if (options & osFlagsNoClear) {
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <osEventFlagsWait+0x80>
      exit_clr = pdFAIL;
 8005766:	2300      	movs	r3, #0
 8005768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800576a:	e001      	b.n	8005770 <osEventFlagsWait+0x84>
    } else {
      exit_clr = pdTRUE;
 800576c:	2301      	movs	r3, #1
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005776:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	6a38      	ldr	r0, [r7, #32]
 800577c:	f000 fa0c 	bl	8005b98 <xEventGroupWaitBits>
 8005780:	6278      	str	r0, [r7, #36]	@ 0x24

    if (options & osFlagsWaitAll) {
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00e      	beq.n	80057aa <osEventFlagsWait+0xbe>
      if (flags != rflags) {
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005790:	429a      	cmp	r2, r3
 8005792:	d019      	beq.n	80057c8 <osEventFlagsWait+0xdc>
        if (timeout > 0U) {
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <osEventFlagsWait+0xb6>
          rflags = (uint32_t)osErrorTimeout;
 800579a:	f06f 0301 	mvn.w	r3, #1
 800579e:	627b      	str	r3, [r7, #36]	@ 0x24
 80057a0:	e012      	b.n	80057c8 <osEventFlagsWait+0xdc>
        } else {
          rflags = (uint32_t)osErrorResource;
 80057a2:	f06f 0302 	mvn.w	r3, #2
 80057a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80057a8:	e00e      	b.n	80057c8 <osEventFlagsWait+0xdc>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ae:	4013      	ands	r3, r2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d109      	bne.n	80057c8 <osEventFlagsWait+0xdc>
        if (timeout > 0U) {
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <osEventFlagsWait+0xd6>
          rflags = (uint32_t)osErrorTimeout;
 80057ba:	f06f 0301 	mvn.w	r3, #1
 80057be:	627b      	str	r3, [r7, #36]	@ 0x24
 80057c0:	e002      	b.n	80057c8 <osEventFlagsWait+0xdc>
        } else {
          rflags = (uint32_t)osErrorResource;
 80057c2:	f06f 0302 	mvn.w	r3, #2
 80057c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }
  }

  return (rflags);
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3730      	adds	r7, #48	@ 0x30
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	200003a8 	.word	0x200003a8

080057d8 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80057d8:	b580      	push	{r7, lr}
 80057da:	b08c      	sub	sp, #48	@ 0x30
 80057dc:	af02      	add	r7, sp, #8
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80057e4:	2300      	movs	r3, #0
 80057e6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057e8:	f3ef 8305 	mrs	r3, IPSR
 80057ec:	61bb      	str	r3, [r7, #24]
  return(result);
 80057ee:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f040 8086 	bne.w	8005902 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057f6:	f3ef 8310 	mrs	r3, PRIMASK
 80057fa:	617b      	str	r3, [r7, #20]
  return(result);
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d17f      	bne.n	8005902 <osSemaphoreNew+0x12a>
 8005802:	4b42      	ldr	r3, [pc, #264]	@ (800590c <osSemaphoreNew+0x134>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b02      	cmp	r3, #2
 8005808:	d105      	bne.n	8005816 <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800580a:	f3ef 8311 	mrs	r3, BASEPRI
 800580e:	613b      	str	r3, [r7, #16]
  return(result);
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d175      	bne.n	8005902 <osSemaphoreNew+0x12a>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d072      	beq.n	8005902 <osSemaphoreNew+0x12a>
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	429a      	cmp	r2, r3
 8005822:	d86e      	bhi.n	8005902 <osSemaphoreNew+0x12a>
    mem = -1;
 8005824:	f04f 33ff 	mov.w	r3, #4294967295
 8005828:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d015      	beq.n	800585c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d006      	beq.n	8005846 <osSemaphoreNew+0x6e>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	2b4f      	cmp	r3, #79	@ 0x4f
 800583e:	d902      	bls.n	8005846 <osSemaphoreNew+0x6e>
        mem = 1;
 8005840:	2301      	movs	r3, #1
 8005842:	623b      	str	r3, [r7, #32]
 8005844:	e00c      	b.n	8005860 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d108      	bne.n	8005860 <osSemaphoreNew+0x88>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d104      	bne.n	8005860 <osSemaphoreNew+0x88>
          mem = 0;
 8005856:	2300      	movs	r3, #0
 8005858:	623b      	str	r3, [r7, #32]
 800585a:	e001      	b.n	8005860 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800585c:	2300      	movs	r3, #0
 800585e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005866:	d04c      	beq.n	8005902 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d128      	bne.n	80058c0 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d10a      	bne.n	800588a <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	2203      	movs	r2, #3
 800587a:	9200      	str	r2, [sp, #0]
 800587c:	2200      	movs	r2, #0
 800587e:	2100      	movs	r1, #0
 8005880:	2001      	movs	r0, #1
 8005882:	f000 fc43 	bl	800610c <xQueueGenericCreateStatic>
 8005886:	6278      	str	r0, [r7, #36]	@ 0x24
 8005888:	e005      	b.n	8005896 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800588a:	2203      	movs	r2, #3
 800588c:	2100      	movs	r1, #0
 800588e:	2001      	movs	r0, #1
 8005890:	f000 fcb8 	bl	8006204 <xQueueGenericCreate>
 8005894:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005898:	2b00      	cmp	r3, #0
 800589a:	d022      	beq.n	80058e2 <osSemaphoreNew+0x10a>
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d01f      	beq.n	80058e2 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80058a2:	2300      	movs	r3, #0
 80058a4:	2200      	movs	r2, #0
 80058a6:	2100      	movs	r1, #0
 80058a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058aa:	f000 fd7b 	bl	80063a4 <xQueueGenericSend>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d016      	beq.n	80058e2 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80058b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058b6:	f001 fa17 	bl	8006ce8 <vQueueDelete>
            hSemaphore = NULL;
 80058ba:	2300      	movs	r3, #0
 80058bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80058be:	e010      	b.n	80058e2 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80058c0:	6a3b      	ldr	r3, [r7, #32]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d108      	bne.n	80058d8 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	461a      	mov	r2, r3
 80058cc:	68b9      	ldr	r1, [r7, #8]
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 fcfa 	bl	80062c8 <xQueueCreateCountingSemaphoreStatic>
 80058d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80058d6:	e004      	b.n	80058e2 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80058d8:	68b9      	ldr	r1, [r7, #8]
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f000 fd2d 	bl	800633a <xQueueCreateCountingSemaphore>
 80058e0:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00c      	beq.n	8005902 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <osSemaphoreNew+0x11e>
          name = attr->name;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	61fb      	str	r3, [r7, #28]
 80058f4:	e001      	b.n	80058fa <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 80058f6:	2300      	movs	r3, #0
 80058f8:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80058fa:	69f9      	ldr	r1, [r7, #28]
 80058fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058fe:	f001 fb3f 	bl	8006f80 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005904:	4618      	mov	r0, r3
 8005906:	3728      	adds	r7, #40	@ 0x28
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	200003a8 	.word	0x200003a8

08005910 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800591e:	2300      	movs	r3, #0
 8005920:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d103      	bne.n	8005930 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005928:	f06f 0303 	mvn.w	r3, #3
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	e04b      	b.n	80059c8 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005930:	f3ef 8305 	mrs	r3, IPSR
 8005934:	617b      	str	r3, [r7, #20]
  return(result);
 8005936:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005938:	2b00      	cmp	r3, #0
 800593a:	d10f      	bne.n	800595c <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800593c:	f3ef 8310 	mrs	r3, PRIMASK
 8005940:	613b      	str	r3, [r7, #16]
  return(result);
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d109      	bne.n	800595c <osSemaphoreAcquire+0x4c>
 8005948:	4b22      	ldr	r3, [pc, #136]	@ (80059d4 <osSemaphoreAcquire+0xc4>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2b02      	cmp	r3, #2
 800594e:	d128      	bne.n	80059a2 <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005950:	f3ef 8311 	mrs	r3, BASEPRI
 8005954:	60fb      	str	r3, [r7, #12]
  return(result);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d022      	beq.n	80059a2 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8005962:	f06f 0303 	mvn.w	r3, #3
 8005966:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005968:	e02d      	b.n	80059c6 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800596a:	2300      	movs	r3, #0
 800596c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800596e:	f107 0308 	add.w	r3, r7, #8
 8005972:	461a      	mov	r2, r3
 8005974:	2100      	movs	r1, #0
 8005976:	69b8      	ldr	r0, [r7, #24]
 8005978:	f001 f934 	bl	8006be4 <xQueueReceiveFromISR>
 800597c:	4603      	mov	r3, r0
 800597e:	2b01      	cmp	r3, #1
 8005980:	d003      	beq.n	800598a <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8005982:	f06f 0302 	mvn.w	r3, #2
 8005986:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005988:	e01d      	b.n	80059c6 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d01a      	beq.n	80059c6 <osSemaphoreAcquire+0xb6>
 8005990:	4b11      	ldr	r3, [pc, #68]	@ (80059d8 <osSemaphoreAcquire+0xc8>)
 8005992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005996:	601a      	str	r2, [r3, #0]
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 80059a0:	e011      	b.n	80059c6 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80059a2:	6839      	ldr	r1, [r7, #0]
 80059a4:	69b8      	ldr	r0, [r7, #24]
 80059a6:	f001 f80d 	bl	80069c4 <xQueueSemaphoreTake>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d00b      	beq.n	80059c8 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d003      	beq.n	80059be <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 80059b6:	f06f 0301 	mvn.w	r3, #1
 80059ba:	61fb      	str	r3, [r7, #28]
 80059bc:	e004      	b.n	80059c8 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 80059be:	f06f 0302 	mvn.w	r3, #2
 80059c2:	61fb      	str	r3, [r7, #28]
 80059c4:	e000      	b.n	80059c8 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80059c6:	bf00      	nop
      }
    }
  }

  return (stat);
 80059c8:	69fb      	ldr	r3, [r7, #28]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3720      	adds	r7, #32
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	200003a8 	.word	0x200003a8
 80059d8:	e000ed04 	.word	0xe000ed04

080059dc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b088      	sub	sp, #32
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d103      	bne.n	80059fa <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80059f2:	f06f 0303 	mvn.w	r3, #3
 80059f6:	61fb      	str	r3, [r7, #28]
 80059f8:	e03e      	b.n	8005a78 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059fa:	f3ef 8305 	mrs	r3, IPSR
 80059fe:	617b      	str	r3, [r7, #20]
  return(result);
 8005a00:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10f      	bne.n	8005a26 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a06:	f3ef 8310 	mrs	r3, PRIMASK
 8005a0a:	613b      	str	r3, [r7, #16]
  return(result);
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <osSemaphoreRelease+0x4a>
 8005a12:	4b1c      	ldr	r3, [pc, #112]	@ (8005a84 <osSemaphoreRelease+0xa8>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d120      	bne.n	8005a5c <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a1a:	f3ef 8311 	mrs	r3, BASEPRI
 8005a1e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d01a      	beq.n	8005a5c <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8005a26:	2300      	movs	r3, #0
 8005a28:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005a2a:	f107 0308 	add.w	r3, r7, #8
 8005a2e:	4619      	mov	r1, r3
 8005a30:	69b8      	ldr	r0, [r7, #24]
 8005a32:	f000 fe54 	bl	80066de <xQueueGiveFromISR>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d003      	beq.n	8005a44 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005a3c:	f06f 0302 	mvn.w	r3, #2
 8005a40:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005a42:	e018      	b.n	8005a76 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d015      	beq.n	8005a76 <osSemaphoreRelease+0x9a>
 8005a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a88 <osSemaphoreRelease+0xac>)
 8005a4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	f3bf 8f4f 	dsb	sy
 8005a56:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005a5a:	e00c      	b.n	8005a76 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2100      	movs	r1, #0
 8005a62:	69b8      	ldr	r0, [r7, #24]
 8005a64:	f000 fc9e 	bl	80063a4 <xQueueGenericSend>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d004      	beq.n	8005a78 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8005a6e:	f06f 0302 	mvn.w	r3, #2
 8005a72:	61fb      	str	r3, [r7, #28]
 8005a74:	e000      	b.n	8005a78 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005a76:	bf00      	nop
    }
  }

  return (stat);
 8005a78:	69fb      	ldr	r3, [r7, #28]
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3720      	adds	r7, #32
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	200003a8 	.word	0x200003a8
 8005a88:	e000ed04 	.word	0xe000ed04

08005a8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4a06      	ldr	r2, [pc, #24]	@ (8005ab4 <vApplicationGetIdleTaskMemory+0x28>)
 8005a9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	4a05      	ldr	r2, [pc, #20]	@ (8005ab8 <vApplicationGetIdleTaskMemory+0x2c>)
 8005aa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2280      	movs	r2, #128	@ 0x80
 8005aa8:	601a      	str	r2, [r3, #0]
}
 8005aaa:	bf00      	nop
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bc80      	pop	{r7}
 8005ab2:	4770      	bx	lr
 8005ab4:	200003ac 	.word	0x200003ac
 8005ab8:	20000454 	.word	0x20000454

08005abc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	4a07      	ldr	r2, [pc, #28]	@ (8005ae8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005acc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	4a06      	ldr	r2, [pc, #24]	@ (8005aec <vApplicationGetTimerTaskMemory+0x30>)
 8005ad2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ada:	601a      	str	r2, [r3, #0]
}
 8005adc:	bf00      	nop
 8005ade:	3714      	adds	r7, #20
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bc80      	pop	{r7}
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	20000654 	.word	0x20000654
 8005aec:	200006fc 	.word	0x200006fc

08005af0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b086      	sub	sp, #24
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10b      	bne.n	8005b16 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b02:	f383 8811 	msr	BASEPRI, r3
 8005b06:	f3bf 8f6f 	isb	sy
 8005b0a:	f3bf 8f4f 	dsb	sy
 8005b0e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005b10:	bf00      	nop
 8005b12:	bf00      	nop
 8005b14:	e7fd      	b.n	8005b12 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005b16:	2320      	movs	r3, #32
 8005b18:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d00b      	beq.n	8005b38 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8005b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	60fb      	str	r3, [r7, #12]
}
 8005b32:	bf00      	nop
 8005b34:	bf00      	nop
 8005b36:	e7fd      	b.n	8005b34 <xEventGroupCreateStatic+0x44>
		}
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00a      	beq.n	8005b58 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	3304      	adds	r3, #4
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 f9c3 	bl	8005ed8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	2201      	movs	r2, #1
 8005b56:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8005b58:	697b      	ldr	r3, [r7, #20]
	}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b082      	sub	sp, #8
 8005b66:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8005b68:	2020      	movs	r0, #32
 8005b6a:	f003 f9e9 	bl	8008f40 <pvPortMalloc>
 8005b6e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00a      	beq.n	8005b8c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	3304      	adds	r3, #4
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 f9a9 	bl	8005ed8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8005b8c:	687b      	ldr	r3, [r7, #4]
	}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b090      	sub	sp, #64	@ 0x40
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8005baa:	2300      	movs	r3, #0
 8005bac:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10b      	bne.n	8005bd0 <xEventGroupWaitBits+0x38>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	623b      	str	r3, [r7, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	bf00      	nop
 8005bce:	e7fd      	b.n	8005bcc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bd6:	d30b      	bcc.n	8005bf0 <xEventGroupWaitBits+0x58>
	__asm volatile
 8005bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bdc:	f383 8811 	msr	BASEPRI, r3
 8005be0:	f3bf 8f6f 	isb	sy
 8005be4:	f3bf 8f4f 	dsb	sy
 8005be8:	61fb      	str	r3, [r7, #28]
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	e7fd      	b.n	8005bec <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d10b      	bne.n	8005c0e <xEventGroupWaitBits+0x76>
	__asm volatile
 8005bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	61bb      	str	r3, [r7, #24]
}
 8005c08:	bf00      	nop
 8005c0a:	bf00      	nop
 8005c0c:	e7fd      	b.n	8005c0a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c0e:	f002 f9a9 	bl	8007f64 <xTaskGetSchedulerState>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d102      	bne.n	8005c1e <xEventGroupWaitBits+0x86>
 8005c18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <xEventGroupWaitBits+0x8a>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e000      	b.n	8005c24 <xEventGroupWaitBits+0x8c>
 8005c22:	2300      	movs	r3, #0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10b      	bne.n	8005c40 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	617b      	str	r3, [r7, #20]
}
 8005c3a:	bf00      	nop
 8005c3c:	bf00      	nop
 8005c3e:	e7fd      	b.n	8005c3c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8005c40:	f001 fcf4 	bl	800762c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	68b9      	ldr	r1, [r7, #8]
 8005c4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c50:	f000 f90d 	bl	8005e6e <prvTestWaitCondition>
 8005c54:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8005c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00e      	beq.n	8005c7a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005c60:	2300      	movs	r3, #0
 8005c62:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d028      	beq.n	8005cbc <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	43db      	mvns	r3, r3
 8005c72:	401a      	ands	r2, r3
 8005c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c76:	601a      	str	r2, [r3, #0]
 8005c78:	e020      	b.n	8005cbc <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d104      	bne.n	8005c8a <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8005c84:	2301      	movs	r3, #1
 8005c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c88:	e018      	b.n	8005cbc <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c96:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca8:	1d18      	adds	r0, r3, #4
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	f001 febe 	bl	8007a34 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8005cbc:	f001 fcc4 	bl	8007648 <xTaskResumeAll>
 8005cc0:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8005cc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d031      	beq.n	8005d2c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d107      	bne.n	8005cde <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8005cce:	4b1a      	ldr	r3, [pc, #104]	@ (8005d38 <xEventGroupWaitBits+0x1a0>)
 8005cd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd4:	601a      	str	r2, [r3, #0]
 8005cd6:	f3bf 8f4f 	dsb	sy
 8005cda:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8005cde:	f002 fac5 	bl	800826c <uxTaskResetEventItemValue>
 8005ce2:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d11a      	bne.n	8005d24 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8005cee:	f003 f825 	bl	8008d3c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8005cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005cf8:	683a      	ldr	r2, [r7, #0]
 8005cfa:	68b9      	ldr	r1, [r7, #8]
 8005cfc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005cfe:	f000 f8b6 	bl	8005e6e <prvTestWaitCondition>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d009      	beq.n	8005d1c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d006      	beq.n	8005d1c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	43db      	mvns	r3, r3
 8005d16:	401a      	ands	r2, r3
 8005d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d1a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8005d20:	f003 f83c 	bl	8008d9c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005d24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d26:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3740      	adds	r7, #64	@ 0x40
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	e000ed04 	.word	0xe000ed04

08005d3c <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08e      	sub	sp, #56	@ 0x38
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005d46:	2300      	movs	r3, #0
 8005d48:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10b      	bne.n	8005d70 <xEventGroupSetBits+0x34>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	613b      	str	r3, [r7, #16]
}
 8005d6a:	bf00      	nop
 8005d6c:	bf00      	nop
 8005d6e:	e7fd      	b.n	8005d6c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d76:	d30b      	bcc.n	8005d90 <xEventGroupSetBits+0x54>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	60fb      	str	r3, [r7, #12]
}
 8005d8a:	bf00      	nop
 8005d8c:	bf00      	nop
 8005d8e:	e7fd      	b.n	8005d8c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d92:	3304      	adds	r3, #4
 8005d94:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	3308      	adds	r3, #8
 8005d9a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8005d9c:	f001 fc46 	bl	800762c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	431a      	orrs	r2, r3
 8005dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8005db2:	e03c      	b.n	8005e2e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8005db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8005dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005dca:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005dd2:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d108      	bne.n	8005df0 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	4013      	ands	r3, r2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00b      	beq.n	8005e02 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8005dea:	2301      	movs	r3, #1
 8005dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dee:	e008      	b.n	8005e02 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	4013      	ands	r3, r2
 8005df8:	69ba      	ldr	r2, [r7, #24]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d101      	bne.n	8005e02 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d010      	beq.n	8005e2a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d003      	beq.n	8005e1a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005e22:	4619      	mov	r1, r3
 8005e24:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005e26:	f001 fed3 	bl	8007bd0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8005e2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e30:	6a3b      	ldr	r3, [r7, #32]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d1be      	bne.n	8005db4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3c:	43db      	mvns	r3, r3
 8005e3e:	401a      	ands	r2, r3
 8005e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e42:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005e44:	f001 fc00 	bl	8007648 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e4a:	681b      	ldr	r3, [r3, #0]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3738      	adds	r7, #56	@ 0x38
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8005e5e:	6839      	ldr	r1, [r7, #0]
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f7ff ff6b 	bl	8005d3c <xEventGroupSetBits>
}
 8005e66:	bf00      	nop
 8005e68:	3708      	adds	r7, #8
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b087      	sub	sp, #28
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	60f8      	str	r0, [r7, #12]
 8005e76:	60b9      	str	r1, [r7, #8]
 8005e78:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d107      	bne.n	8005e94 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	4013      	ands	r3, r2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00a      	beq.n	8005ea4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	617b      	str	r3, [r7, #20]
 8005e92:	e007      	b.n	8005ea4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	4013      	ands	r3, r2
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d101      	bne.n	8005ea4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8005ea4:	697b      	ldr	r3, [r7, #20]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	371c      	adds	r7, #28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bc80      	pop	{r7}
 8005eae:	4770      	bx	lr

08005eb0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	68f9      	ldr	r1, [r7, #12]
 8005ec2:	4804      	ldr	r0, [pc, #16]	@ (8005ed4 <xEventGroupSetBitsFromISR+0x24>)
 8005ec4:	f002 fe28 	bl	8008b18 <xTimerPendFunctionCallFromISR>
 8005ec8:	6178      	str	r0, [r7, #20]

		return xReturn;
 8005eca:	697b      	ldr	r3, [r7, #20]
	}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	08005e55 	.word	0x08005e55

08005ed8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f103 0208 	add.w	r2, r3, #8
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f103 0208 	add.w	r2, r3, #8
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f103 0208 	add.w	r2, r3, #8
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bc80      	pop	{r7}
 8005f14:	4770      	bx	lr

08005f16 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005f24:	bf00      	nop
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bc80      	pop	{r7}
 8005f2c:	4770      	bx	lr

08005f2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b085      	sub	sp, #20
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
 8005f36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	1c5a      	adds	r2, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	601a      	str	r2, [r3, #0]
}
 8005f6a:	bf00      	nop
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bc80      	pop	{r7}
 8005f72:	4770      	bx	lr

08005f74 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f8a:	d103      	bne.n	8005f94 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	60fb      	str	r3, [r7, #12]
 8005f92:	e00c      	b.n	8005fae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	3308      	adds	r3, #8
 8005f98:	60fb      	str	r3, [r7, #12]
 8005f9a:	e002      	b.n	8005fa2 <vListInsert+0x2e>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	60fb      	str	r3, [r7, #12]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d2f6      	bcs.n	8005f9c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	683a      	ldr	r2, [r7, #0]
 8005fc8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	601a      	str	r2, [r3, #0]
}
 8005fda:	bf00      	nop
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6892      	ldr	r2, [r2, #8]
 8005ffa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6852      	ldr	r2, [r2, #4]
 8006004:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	429a      	cmp	r2, r3
 800600e:	d103      	bne.n	8006018 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	1e5a      	subs	r2, r3, #1
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3714      	adds	r7, #20
 8006030:	46bd      	mov	sp, r7
 8006032:	bc80      	pop	{r7}
 8006034:	4770      	bx	lr
	...

08006038 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10b      	bne.n	8006064 <xQueueGenericReset+0x2c>
	__asm volatile
 800604c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	60bb      	str	r3, [r7, #8]
}
 800605e:	bf00      	nop
 8006060:	bf00      	nop
 8006062:	e7fd      	b.n	8006060 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006064:	f002 fe6a 	bl	8008d3c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006070:	68f9      	ldr	r1, [r7, #12]
 8006072:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006074:	fb01 f303 	mul.w	r3, r1, r3
 8006078:	441a      	add	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006094:	3b01      	subs	r3, #1
 8006096:	68f9      	ldr	r1, [r7, #12]
 8006098:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800609a:	fb01 f303 	mul.w	r3, r1, r3
 800609e:	441a      	add	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	22ff      	movs	r2, #255	@ 0xff
 80060a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	22ff      	movs	r2, #255	@ 0xff
 80060b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d114      	bne.n	80060e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d01a      	beq.n	80060f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	3310      	adds	r3, #16
 80060c6:	4618      	mov	r0, r3
 80060c8:	f001 fd1e 	bl	8007b08 <xTaskRemoveFromEventList>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d012      	beq.n	80060f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80060d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006108 <xQueueGenericReset+0xd0>)
 80060d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060d8:	601a      	str	r2, [r3, #0]
 80060da:	f3bf 8f4f 	dsb	sy
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	e009      	b.n	80060f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	3310      	adds	r3, #16
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7ff fef5 	bl	8005ed8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	3324      	adds	r3, #36	@ 0x24
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7ff fef0 	bl	8005ed8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80060f8:	f002 fe50 	bl	8008d9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80060fc:	2301      	movs	r3, #1
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	e000ed04 	.word	0xe000ed04

0800610c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800610c:	b580      	push	{r7, lr}
 800610e:	b08e      	sub	sp, #56	@ 0x38
 8006110:	af02      	add	r7, sp, #8
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10b      	bne.n	8006138 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006124:	f383 8811 	msr	BASEPRI, r3
 8006128:	f3bf 8f6f 	isb	sy
 800612c:	f3bf 8f4f 	dsb	sy
 8006130:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006132:	bf00      	nop
 8006134:	bf00      	nop
 8006136:	e7fd      	b.n	8006134 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10b      	bne.n	8006156 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	e7fd      	b.n	8006152 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d002      	beq.n	8006162 <xQueueGenericCreateStatic+0x56>
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <xQueueGenericCreateStatic+0x5a>
 8006162:	2301      	movs	r3, #1
 8006164:	e000      	b.n	8006168 <xQueueGenericCreateStatic+0x5c>
 8006166:	2300      	movs	r3, #0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	623b      	str	r3, [r7, #32]
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d102      	bne.n	8006190 <xQueueGenericCreateStatic+0x84>
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <xQueueGenericCreateStatic+0x88>
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <xQueueGenericCreateStatic+0x8a>
 8006194:	2300      	movs	r3, #0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10b      	bne.n	80061b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800619a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619e:	f383 8811 	msr	BASEPRI, r3
 80061a2:	f3bf 8f6f 	isb	sy
 80061a6:	f3bf 8f4f 	dsb	sy
 80061aa:	61fb      	str	r3, [r7, #28]
}
 80061ac:	bf00      	nop
 80061ae:	bf00      	nop
 80061b0:	e7fd      	b.n	80061ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80061b2:	2350      	movs	r3, #80	@ 0x50
 80061b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2b50      	cmp	r3, #80	@ 0x50
 80061ba:	d00b      	beq.n	80061d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80061bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c0:	f383 8811 	msr	BASEPRI, r3
 80061c4:	f3bf 8f6f 	isb	sy
 80061c8:	f3bf 8f4f 	dsb	sy
 80061cc:	61bb      	str	r3, [r7, #24]
}
 80061ce:	bf00      	nop
 80061d0:	bf00      	nop
 80061d2:	e7fd      	b.n	80061d0 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80061d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00d      	beq.n	80061fa <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80061de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80061e6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80061ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	4613      	mov	r3, r2
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f000 f844 	bl	8006282 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80061fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3730      	adds	r7, #48	@ 0x30
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006204:	b580      	push	{r7, lr}
 8006206:	b08a      	sub	sp, #40	@ 0x28
 8006208:	af02      	add	r7, sp, #8
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	4613      	mov	r3, r2
 8006210:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10b      	bne.n	8006230 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621c:	f383 8811 	msr	BASEPRI, r3
 8006220:	f3bf 8f6f 	isb	sy
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	613b      	str	r3, [r7, #16]
}
 800622a:	bf00      	nop
 800622c:	bf00      	nop
 800622e:	e7fd      	b.n	800622c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d102      	bne.n	800623c <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006236:	2300      	movs	r3, #0
 8006238:	61fb      	str	r3, [r7, #28]
 800623a:	e004      	b.n	8006246 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	fb02 f303 	mul.w	r3, r2, r3
 8006244:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	3350      	adds	r3, #80	@ 0x50
 800624a:	4618      	mov	r0, r3
 800624c:	f002 fe78 	bl	8008f40 <pvPortMalloc>
 8006250:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00f      	beq.n	8006278 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	3350      	adds	r3, #80	@ 0x50
 800625c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006266:	79fa      	ldrb	r2, [r7, #7]
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	4613      	mov	r3, r2
 800626e:	697a      	ldr	r2, [r7, #20]
 8006270:	68b9      	ldr	r1, [r7, #8]
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 f805 	bl	8006282 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006278:	69bb      	ldr	r3, [r7, #24]
	}
 800627a:	4618      	mov	r0, r3
 800627c:	3720      	adds	r7, #32
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006282:	b580      	push	{r7, lr}
 8006284:	b084      	sub	sp, #16
 8006286:	af00      	add	r7, sp, #0
 8006288:	60f8      	str	r0, [r7, #12]
 800628a:	60b9      	str	r1, [r7, #8]
 800628c:	607a      	str	r2, [r7, #4]
 800628e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d103      	bne.n	800629e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	69ba      	ldr	r2, [r7, #24]
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	e002      	b.n	80062a4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	68ba      	ldr	r2, [r7, #8]
 80062ae:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80062b0:	2101      	movs	r1, #1
 80062b2:	69b8      	ldr	r0, [r7, #24]
 80062b4:	f7ff fec0 	bl	8006038 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	78fa      	ldrb	r2, [r7, #3]
 80062bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80062c0:	bf00      	nop
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08a      	sub	sp, #40	@ 0x28
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10b      	bne.n	80062f2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	61bb      	str	r3, [r7, #24]
}
 80062ec:	bf00      	nop
 80062ee:	bf00      	nop
 80062f0:	e7fd      	b.n	80062ee <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d90b      	bls.n	8006312 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	617b      	str	r3, [r7, #20]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006312:	2302      	movs	r3, #2
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	2100      	movs	r1, #0
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f7ff fef5 	bl	800610c <xQueueGenericCreateStatic>
 8006322:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006330:	69fb      	ldr	r3, [r7, #28]
	}
 8006332:	4618      	mov	r0, r3
 8006334:	3720      	adds	r7, #32
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800633a:	b580      	push	{r7, lr}
 800633c:	b086      	sub	sp, #24
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
 8006342:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10b      	bne.n	8006362 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	613b      	str	r3, [r7, #16]
}
 800635c:	bf00      	nop
 800635e:	bf00      	nop
 8006360:	e7fd      	b.n	800635e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	429a      	cmp	r2, r3
 8006368:	d90b      	bls.n	8006382 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	60fb      	str	r3, [r7, #12]
}
 800637c:	bf00      	nop
 800637e:	bf00      	nop
 8006380:	e7fd      	b.n	800637e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006382:	2202      	movs	r2, #2
 8006384:	2100      	movs	r1, #0
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f7ff ff3c 	bl	8006204 <xQueueGenericCreate>
 800638c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d002      	beq.n	800639a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800639a:	697b      	ldr	r3, [r7, #20]
	}
 800639c:	4618      	mov	r0, r3
 800639e:	3718      	adds	r7, #24
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08e      	sub	sp, #56	@ 0x38
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80063b2:	2300      	movs	r3, #0
 80063b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80063ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10b      	bne.n	80063d8 <xQueueGenericSend+0x34>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80063d2:	bf00      	nop
 80063d4:	bf00      	nop
 80063d6:	e7fd      	b.n	80063d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d103      	bne.n	80063e6 <xQueueGenericSend+0x42>
 80063de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <xQueueGenericSend+0x46>
 80063e6:	2301      	movs	r3, #1
 80063e8:	e000      	b.n	80063ec <xQueueGenericSend+0x48>
 80063ea:	2300      	movs	r3, #0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10b      	bne.n	8006408 <xQueueGenericSend+0x64>
	__asm volatile
 80063f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f4:	f383 8811 	msr	BASEPRI, r3
 80063f8:	f3bf 8f6f 	isb	sy
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006402:	bf00      	nop
 8006404:	bf00      	nop
 8006406:	e7fd      	b.n	8006404 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	2b02      	cmp	r3, #2
 800640c:	d103      	bne.n	8006416 <xQueueGenericSend+0x72>
 800640e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006412:	2b01      	cmp	r3, #1
 8006414:	d101      	bne.n	800641a <xQueueGenericSend+0x76>
 8006416:	2301      	movs	r3, #1
 8006418:	e000      	b.n	800641c <xQueueGenericSend+0x78>
 800641a:	2300      	movs	r3, #0
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10b      	bne.n	8006438 <xQueueGenericSend+0x94>
	__asm volatile
 8006420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006424:	f383 8811 	msr	BASEPRI, r3
 8006428:	f3bf 8f6f 	isb	sy
 800642c:	f3bf 8f4f 	dsb	sy
 8006430:	623b      	str	r3, [r7, #32]
}
 8006432:	bf00      	nop
 8006434:	bf00      	nop
 8006436:	e7fd      	b.n	8006434 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006438:	f001 fd94 	bl	8007f64 <xTaskGetSchedulerState>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d102      	bne.n	8006448 <xQueueGenericSend+0xa4>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <xQueueGenericSend+0xa8>
 8006448:	2301      	movs	r3, #1
 800644a:	e000      	b.n	800644e <xQueueGenericSend+0xaa>
 800644c:	2300      	movs	r3, #0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10b      	bne.n	800646a <xQueueGenericSend+0xc6>
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	61fb      	str	r3, [r7, #28]
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop
 8006468:	e7fd      	b.n	8006466 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800646a:	f002 fc67 	bl	8008d3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800646e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006476:	429a      	cmp	r2, r3
 8006478:	d302      	bcc.n	8006480 <xQueueGenericSend+0xdc>
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	2b02      	cmp	r3, #2
 800647e:	d129      	bne.n	80064d4 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	68b9      	ldr	r1, [r7, #8]
 8006484:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006486:	f000 fc6a 	bl	8006d5e <prvCopyDataToQueue>
 800648a:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800648c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006490:	2b00      	cmp	r3, #0
 8006492:	d010      	beq.n	80064b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006496:	3324      	adds	r3, #36	@ 0x24
 8006498:	4618      	mov	r0, r3
 800649a:	f001 fb35 	bl	8007b08 <xTaskRemoveFromEventList>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d013      	beq.n	80064cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80064a4:	4b3f      	ldr	r3, [pc, #252]	@ (80065a4 <xQueueGenericSend+0x200>)
 80064a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	f3bf 8f6f 	isb	sy
 80064b4:	e00a      	b.n	80064cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80064b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d007      	beq.n	80064cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80064bc:	4b39      	ldr	r3, [pc, #228]	@ (80065a4 <xQueueGenericSend+0x200>)
 80064be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	f3bf 8f4f 	dsb	sy
 80064c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80064cc:	f002 fc66 	bl	8008d9c <vPortExitCritical>
				return pdPASS;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e063      	b.n	800659c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d103      	bne.n	80064e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80064da:	f002 fc5f 	bl	8008d9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80064de:	2300      	movs	r3, #0
 80064e0:	e05c      	b.n	800659c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d106      	bne.n	80064f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064e8:	f107 0314 	add.w	r3, r7, #20
 80064ec:	4618      	mov	r0, r3
 80064ee:	f001 fbd3 	bl	8007c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064f2:	2301      	movs	r3, #1
 80064f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064f6:	f002 fc51 	bl	8008d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064fa:	f001 f897 	bl	800762c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064fe:	f002 fc1d 	bl	8008d3c <vPortEnterCritical>
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006508:	b25b      	sxtb	r3, r3
 800650a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800650e:	d103      	bne.n	8006518 <xQueueGenericSend+0x174>
 8006510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006512:	2200      	movs	r2, #0
 8006514:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800651e:	b25b      	sxtb	r3, r3
 8006520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006524:	d103      	bne.n	800652e <xQueueGenericSend+0x18a>
 8006526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800652e:	f002 fc35 	bl	8008d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006532:	1d3a      	adds	r2, r7, #4
 8006534:	f107 0314 	add.w	r3, r7, #20
 8006538:	4611      	mov	r1, r2
 800653a:	4618      	mov	r0, r3
 800653c:	f001 fbc2 	bl	8007cc4 <xTaskCheckForTimeOut>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d124      	bne.n	8006590 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006546:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006548:	f000 fd01 	bl	8006f4e <prvIsQueueFull>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d018      	beq.n	8006584 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006554:	3310      	adds	r3, #16
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	4611      	mov	r1, r2
 800655a:	4618      	mov	r0, r3
 800655c:	f001 fa44 	bl	80079e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006562:	f000 fc8c 	bl	8006e7e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006566:	f001 f86f 	bl	8007648 <xTaskResumeAll>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	f47f af7c 	bne.w	800646a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006572:	4b0c      	ldr	r3, [pc, #48]	@ (80065a4 <xQueueGenericSend+0x200>)
 8006574:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006578:	601a      	str	r2, [r3, #0]
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	e772      	b.n	800646a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006584:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006586:	f000 fc7a 	bl	8006e7e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800658a:	f001 f85d 	bl	8007648 <xTaskResumeAll>
 800658e:	e76c      	b.n	800646a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006590:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006592:	f000 fc74 	bl	8006e7e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006596:	f001 f857 	bl	8007648 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800659a:	2300      	movs	r3, #0
		}
	}
}
 800659c:	4618      	mov	r0, r3
 800659e:	3738      	adds	r7, #56	@ 0x38
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	e000ed04 	.word	0xe000ed04

080065a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b08e      	sub	sp, #56	@ 0x38
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
 80065b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80065ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10b      	bne.n	80065d8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80065c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
 80065d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80065d2:	bf00      	nop
 80065d4:	bf00      	nop
 80065d6:	e7fd      	b.n	80065d4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d103      	bne.n	80065e6 <xQueueGenericSendFromISR+0x3e>
 80065de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <xQueueGenericSendFromISR+0x42>
 80065e6:	2301      	movs	r3, #1
 80065e8:	e000      	b.n	80065ec <xQueueGenericSendFromISR+0x44>
 80065ea:	2300      	movs	r3, #0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d10b      	bne.n	8006608 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80065f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f4:	f383 8811 	msr	BASEPRI, r3
 80065f8:	f3bf 8f6f 	isb	sy
 80065fc:	f3bf 8f4f 	dsb	sy
 8006600:	623b      	str	r3, [r7, #32]
}
 8006602:	bf00      	nop
 8006604:	bf00      	nop
 8006606:	e7fd      	b.n	8006604 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	2b02      	cmp	r3, #2
 800660c:	d103      	bne.n	8006616 <xQueueGenericSendFromISR+0x6e>
 800660e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006612:	2b01      	cmp	r3, #1
 8006614:	d101      	bne.n	800661a <xQueueGenericSendFromISR+0x72>
 8006616:	2301      	movs	r3, #1
 8006618:	e000      	b.n	800661c <xQueueGenericSendFromISR+0x74>
 800661a:	2300      	movs	r3, #0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10b      	bne.n	8006638 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	61fb      	str	r3, [r7, #28]
}
 8006632:	bf00      	nop
 8006634:	bf00      	nop
 8006636:	e7fd      	b.n	8006634 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006638:	f002 fc42 	bl	8008ec0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800663c:	f3ef 8211 	mrs	r2, BASEPRI
 8006640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006644:	f383 8811 	msr	BASEPRI, r3
 8006648:	f3bf 8f6f 	isb	sy
 800664c:	f3bf 8f4f 	dsb	sy
 8006650:	61ba      	str	r2, [r7, #24]
 8006652:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006654:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006656:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006660:	429a      	cmp	r2, r3
 8006662:	d302      	bcc.n	800666a <xQueueGenericSendFromISR+0xc2>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	2b02      	cmp	r3, #2
 8006668:	d12c      	bne.n	80066c4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006670:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006674:	683a      	ldr	r2, [r7, #0]
 8006676:	68b9      	ldr	r1, [r7, #8]
 8006678:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800667a:	f000 fb70 	bl	8006d5e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800667e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006686:	d112      	bne.n	80066ae <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668c:	2b00      	cmp	r3, #0
 800668e:	d016      	beq.n	80066be <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006692:	3324      	adds	r3, #36	@ 0x24
 8006694:	4618      	mov	r0, r3
 8006696:	f001 fa37 	bl	8007b08 <xTaskRemoveFromEventList>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00e      	beq.n	80066be <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d00b      	beq.n	80066be <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	601a      	str	r2, [r3, #0]
 80066ac:	e007      	b.n	80066be <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80066ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066b2:	3301      	adds	r3, #1
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	b25a      	sxtb	r2, r3
 80066b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80066be:	2301      	movs	r3, #1
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80066c2:	e001      	b.n	80066c8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80066c4:	2300      	movs	r3, #0
 80066c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80066c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ca:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80066d2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3738      	adds	r7, #56	@ 0x38
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b08e      	sub	sp, #56	@ 0x38
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80066ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10b      	bne.n	800670a <xQueueGiveFromISR+0x2c>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	623b      	str	r3, [r7, #32]
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
 8006708:	e7fd      	b.n	8006706 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800670a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00b      	beq.n	800672a <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006716:	f383 8811 	msr	BASEPRI, r3
 800671a:	f3bf 8f6f 	isb	sy
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	61fb      	str	r3, [r7, #28]
}
 8006724:	bf00      	nop
 8006726:	bf00      	nop
 8006728:	e7fd      	b.n	8006726 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800672a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d103      	bne.n	800673a <xQueueGiveFromISR+0x5c>
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d101      	bne.n	800673e <xQueueGiveFromISR+0x60>
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <xQueueGiveFromISR+0x62>
 800673e:	2300      	movs	r3, #0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10b      	bne.n	800675c <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	61bb      	str	r3, [r7, #24]
}
 8006756:	bf00      	nop
 8006758:	bf00      	nop
 800675a:	e7fd      	b.n	8006758 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800675c:	f002 fbb0 	bl	8008ec0 <vPortValidateInterruptPriority>
	__asm volatile
 8006760:	f3ef 8211 	mrs	r2, BASEPRI
 8006764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	617a      	str	r2, [r7, #20]
 8006776:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006778:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800677a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800677c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006780:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006788:	429a      	cmp	r2, r3
 800678a:	d22b      	bcs.n	80067e4 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800678c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800679e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80067a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a6:	d112      	bne.n	80067ce <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d016      	beq.n	80067de <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b2:	3324      	adds	r3, #36	@ 0x24
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 f9a7 	bl	8007b08 <xTaskRemoveFromEventList>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00e      	beq.n	80067de <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00b      	beq.n	80067de <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2201      	movs	r2, #1
 80067ca:	601a      	str	r2, [r3, #0]
 80067cc:	e007      	b.n	80067de <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067d2:	3301      	adds	r3, #1
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	b25a      	sxtb	r2, r3
 80067d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80067de:	2301      	movs	r3, #1
 80067e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80067e2:	e001      	b.n	80067e8 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80067e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ea:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f383 8811 	msr	BASEPRI, r3
}
 80067f2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3738      	adds	r7, #56	@ 0x38
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
	...

08006800 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08c      	sub	sp, #48	@ 0x30
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800680c:	2300      	movs	r3, #0
 800680e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10b      	bne.n	8006832 <xQueueReceive+0x32>
	__asm volatile
 800681a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681e:	f383 8811 	msr	BASEPRI, r3
 8006822:	f3bf 8f6f 	isb	sy
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	623b      	str	r3, [r7, #32]
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	e7fd      	b.n	800682e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d103      	bne.n	8006840 <xQueueReceive+0x40>
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683c:	2b00      	cmp	r3, #0
 800683e:	d101      	bne.n	8006844 <xQueueReceive+0x44>
 8006840:	2301      	movs	r3, #1
 8006842:	e000      	b.n	8006846 <xQueueReceive+0x46>
 8006844:	2300      	movs	r3, #0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10b      	bne.n	8006862 <xQueueReceive+0x62>
	__asm volatile
 800684a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	61fb      	str	r3, [r7, #28]
}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	e7fd      	b.n	800685e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006862:	f001 fb7f 	bl	8007f64 <xTaskGetSchedulerState>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d102      	bne.n	8006872 <xQueueReceive+0x72>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <xQueueReceive+0x76>
 8006872:	2301      	movs	r3, #1
 8006874:	e000      	b.n	8006878 <xQueueReceive+0x78>
 8006876:	2300      	movs	r3, #0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10b      	bne.n	8006894 <xQueueReceive+0x94>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	61bb      	str	r3, [r7, #24]
}
 800688e:	bf00      	nop
 8006890:	bf00      	nop
 8006892:	e7fd      	b.n	8006890 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006894:	f002 fa52 	bl	8008d3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800689a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d01f      	beq.n	80068e4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068a4:	68b9      	ldr	r1, [r7, #8]
 80068a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068a8:	f000 fac3 	bl	8006e32 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ae:	1e5a      	subs	r2, r3, #1
 80068b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b6:	691b      	ldr	r3, [r3, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00f      	beq.n	80068dc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068be:	3310      	adds	r3, #16
 80068c0:	4618      	mov	r0, r3
 80068c2:	f001 f921 	bl	8007b08 <xTaskRemoveFromEventList>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d007      	beq.n	80068dc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068cc:	4b3c      	ldr	r3, [pc, #240]	@ (80069c0 <xQueueReceive+0x1c0>)
 80068ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	f3bf 8f4f 	dsb	sy
 80068d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068dc:	f002 fa5e 	bl	8008d9c <vPortExitCritical>
				return pdPASS;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e069      	b.n	80069b8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d103      	bne.n	80068f2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068ea:	f002 fa57 	bl	8008d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068ee:	2300      	movs	r3, #0
 80068f0:	e062      	b.n	80069b8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d106      	bne.n	8006906 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068f8:	f107 0310 	add.w	r3, r7, #16
 80068fc:	4618      	mov	r0, r3
 80068fe:	f001 f9cb 	bl	8007c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006902:	2301      	movs	r3, #1
 8006904:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006906:	f002 fa49 	bl	8008d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800690a:	f000 fe8f 	bl	800762c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800690e:	f002 fa15 	bl	8008d3c <vPortEnterCritical>
 8006912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006914:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006918:	b25b      	sxtb	r3, r3
 800691a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691e:	d103      	bne.n	8006928 <xQueueReceive+0x128>
 8006920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800692e:	b25b      	sxtb	r3, r3
 8006930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006934:	d103      	bne.n	800693e <xQueueReceive+0x13e>
 8006936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006938:	2200      	movs	r2, #0
 800693a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800693e:	f002 fa2d 	bl	8008d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006942:	1d3a      	adds	r2, r7, #4
 8006944:	f107 0310 	add.w	r3, r7, #16
 8006948:	4611      	mov	r1, r2
 800694a:	4618      	mov	r0, r3
 800694c:	f001 f9ba 	bl	8007cc4 <xTaskCheckForTimeOut>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d123      	bne.n	800699e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006956:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006958:	f000 fae3 	bl	8006f22 <prvIsQueueEmpty>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d017      	beq.n	8006992 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006964:	3324      	adds	r3, #36	@ 0x24
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	4611      	mov	r1, r2
 800696a:	4618      	mov	r0, r3
 800696c:	f001 f83c 	bl	80079e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006970:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006972:	f000 fa84 	bl	8006e7e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006976:	f000 fe67 	bl	8007648 <xTaskResumeAll>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d189      	bne.n	8006894 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006980:	4b0f      	ldr	r3, [pc, #60]	@ (80069c0 <xQueueReceive+0x1c0>)
 8006982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	e780      	b.n	8006894 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006992:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006994:	f000 fa73 	bl	8006e7e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006998:	f000 fe56 	bl	8007648 <xTaskResumeAll>
 800699c:	e77a      	b.n	8006894 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800699e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069a0:	f000 fa6d 	bl	8006e7e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069a4:	f000 fe50 	bl	8007648 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069aa:	f000 faba 	bl	8006f22 <prvIsQueueEmpty>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f43f af6f 	beq.w	8006894 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069b6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3730      	adds	r7, #48	@ 0x30
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	e000ed04 	.word	0xe000ed04

080069c4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b08e      	sub	sp, #56	@ 0x38
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80069da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10b      	bne.n	80069f8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80069e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e4:	f383 8811 	msr	BASEPRI, r3
 80069e8:	f3bf 8f6f 	isb	sy
 80069ec:	f3bf 8f4f 	dsb	sy
 80069f0:	623b      	str	r3, [r7, #32]
}
 80069f2:	bf00      	nop
 80069f4:	bf00      	nop
 80069f6:	e7fd      	b.n	80069f4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80069f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00b      	beq.n	8006a18 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a04:	f383 8811 	msr	BASEPRI, r3
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	f3bf 8f4f 	dsb	sy
 8006a10:	61fb      	str	r3, [r7, #28]
}
 8006a12:	bf00      	nop
 8006a14:	bf00      	nop
 8006a16:	e7fd      	b.n	8006a14 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a18:	f001 faa4 	bl	8007f64 <xTaskGetSchedulerState>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d102      	bne.n	8006a28 <xQueueSemaphoreTake+0x64>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <xQueueSemaphoreTake+0x68>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e000      	b.n	8006a2e <xQueueSemaphoreTake+0x6a>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d10b      	bne.n	8006a4a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	61bb      	str	r3, [r7, #24]
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop
 8006a48:	e7fd      	b.n	8006a46 <xQueueSemaphoreTake+0x82>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a4a:	f002 f977 	bl	8008d3c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d024      	beq.n	8006aa4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5c:	1e5a      	subs	r2, r3, #1
 8006a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d104      	bne.n	8006a74 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006a6a:	f001 fc17 	bl	800829c <pvTaskIncrementMutexHeldCount>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a72:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00f      	beq.n	8006a9c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7e:	3310      	adds	r3, #16
 8006a80:	4618      	mov	r0, r3
 8006a82:	f001 f841 	bl	8007b08 <xTaskRemoveFromEventList>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d007      	beq.n	8006a9c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a8c:	4b54      	ldr	r3, [pc, #336]	@ (8006be0 <xQueueSemaphoreTake+0x21c>)
 8006a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a92:	601a      	str	r2, [r3, #0]
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a9c:	f002 f97e 	bl	8008d9c <vPortExitCritical>
				return pdPASS;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	e098      	b.n	8006bd6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d112      	bne.n	8006ad0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00b      	beq.n	8006ac8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	617b      	str	r3, [r7, #20]
}
 8006ac2:	bf00      	nop
 8006ac4:	bf00      	nop
 8006ac6:	e7fd      	b.n	8006ac4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006ac8:	f002 f968 	bl	8008d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006acc:	2300      	movs	r3, #0
 8006ace:	e082      	b.n	8006bd6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d106      	bne.n	8006ae4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ad6:	f107 030c 	add.w	r3, r7, #12
 8006ada:	4618      	mov	r0, r3
 8006adc:	f001 f8dc 	bl	8007c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ae4:	f002 f95a 	bl	8008d9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ae8:	f000 fda0 	bl	800762c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006aec:	f002 f926 	bl	8008d3c <vPortEnterCritical>
 8006af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006af6:	b25b      	sxtb	r3, r3
 8006af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afc:	d103      	bne.n	8006b06 <xQueueSemaphoreTake+0x142>
 8006afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b0c:	b25b      	sxtb	r3, r3
 8006b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b12:	d103      	bne.n	8006b1c <xQueueSemaphoreTake+0x158>
 8006b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b1c:	f002 f93e 	bl	8008d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b20:	463a      	mov	r2, r7
 8006b22:	f107 030c 	add.w	r3, r7, #12
 8006b26:	4611      	mov	r1, r2
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f001 f8cb 	bl	8007cc4 <xTaskCheckForTimeOut>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d132      	bne.n	8006b9a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b36:	f000 f9f4 	bl	8006f22 <prvIsQueueEmpty>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d026      	beq.n	8006b8e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d109      	bne.n	8006b5c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006b48:	f002 f8f8 	bl	8008d3c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 fa25 	bl	8007fa0 <xTaskPriorityInherit>
 8006b56:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006b58:	f002 f920 	bl	8008d9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5e:	3324      	adds	r3, #36	@ 0x24
 8006b60:	683a      	ldr	r2, [r7, #0]
 8006b62:	4611      	mov	r1, r2
 8006b64:	4618      	mov	r0, r3
 8006b66:	f000 ff3f 	bl	80079e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b6c:	f000 f987 	bl	8006e7e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b70:	f000 fd6a 	bl	8007648 <xTaskResumeAll>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	f47f af67 	bne.w	8006a4a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006b7c:	4b18      	ldr	r3, [pc, #96]	@ (8006be0 <xQueueSemaphoreTake+0x21c>)
 8006b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b82:	601a      	str	r2, [r3, #0]
 8006b84:	f3bf 8f4f 	dsb	sy
 8006b88:	f3bf 8f6f 	isb	sy
 8006b8c:	e75d      	b.n	8006a4a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006b8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b90:	f000 f975 	bl	8006e7e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b94:	f000 fd58 	bl	8007648 <xTaskResumeAll>
 8006b98:	e757      	b.n	8006a4a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006b9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b9c:	f000 f96f 	bl	8006e7e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ba0:	f000 fd52 	bl	8007648 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ba4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ba6:	f000 f9bc 	bl	8006f22 <prvIsQueueEmpty>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f43f af4c 	beq.w	8006a4a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00d      	beq.n	8006bd4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006bb8:	f002 f8c0 	bl	8008d3c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006bbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bbe:	f000 f8b7 	bl	8006d30 <prvGetDisinheritPriorityAfterTimeout>
 8006bc2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8006bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f001 fac6 	bl	800815c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006bd0:	f002 f8e4 	bl	8008d9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006bd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3738      	adds	r7, #56	@ 0x38
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	e000ed04 	.word	0xe000ed04

08006be4 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08e      	sub	sp, #56	@ 0x38
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10b      	bne.n	8006c12 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	623b      	str	r3, [r7, #32]
}
 8006c0c:	bf00      	nop
 8006c0e:	bf00      	nop
 8006c10:	e7fd      	b.n	8006c0e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d103      	bne.n	8006c20 <xQueueReceiveFromISR+0x3c>
 8006c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <xQueueReceiveFromISR+0x40>
 8006c20:	2301      	movs	r3, #1
 8006c22:	e000      	b.n	8006c26 <xQueueReceiveFromISR+0x42>
 8006c24:	2300      	movs	r3, #0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10b      	bne.n	8006c42 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2e:	f383 8811 	msr	BASEPRI, r3
 8006c32:	f3bf 8f6f 	isb	sy
 8006c36:	f3bf 8f4f 	dsb	sy
 8006c3a:	61fb      	str	r3, [r7, #28]
}
 8006c3c:	bf00      	nop
 8006c3e:	bf00      	nop
 8006c40:	e7fd      	b.n	8006c3e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c42:	f002 f93d 	bl	8008ec0 <vPortValidateInterruptPriority>
	__asm volatile
 8006c46:	f3ef 8211 	mrs	r2, BASEPRI
 8006c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	61ba      	str	r2, [r7, #24]
 8006c5c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006c5e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d02f      	beq.n	8006cce <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c78:	68b9      	ldr	r1, [r7, #8]
 8006c7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c7c:	f000 f8d9 	bl	8006e32 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c82:	1e5a      	subs	r2, r3, #1
 8006c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c86:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006c88:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c90:	d112      	bne.n	8006cb8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d016      	beq.n	8006cc8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9c:	3310      	adds	r3, #16
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f000 ff32 	bl	8007b08 <xTaskRemoveFromEventList>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00e      	beq.n	8006cc8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00b      	beq.n	8006cc8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	e007      	b.n	8006cc8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	b25a      	sxtb	r2, r3
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ccc:	e001      	b.n	8006cd2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f383 8811 	msr	BASEPRI, r3
}
 8006cdc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3738      	adds	r7, #56	@ 0x38
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10b      	bne.n	8006d12 <vQueueDelete+0x2a>
	__asm volatile
 8006cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	60bb      	str	r3, [r7, #8]
}
 8006d0c:	bf00      	nop
 8006d0e:	bf00      	nop
 8006d10:	e7fd      	b.n	8006d0e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006d12:	68f8      	ldr	r0, [r7, #12]
 8006d14:	f000 f95c 	bl	8006fd0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d102      	bne.n	8006d28 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006d22:	68f8      	ldr	r0, [r7, #12]
 8006d24:	f002 f9d4 	bl	80090d0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006d28:	bf00      	nop
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d006      	beq.n	8006d4e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006d4a:	60fb      	str	r3, [r7, #12]
 8006d4c:	e001      	b.n	8006d52 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006d52:	68fb      	ldr	r3, [r7, #12]
	}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bc80      	pop	{r7}
 8006d5c:	4770      	bx	lr

08006d5e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b086      	sub	sp, #24
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	60f8      	str	r0, [r7, #12]
 8006d66:	60b9      	str	r1, [r7, #8]
 8006d68:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d72:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10d      	bne.n	8006d98 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d14d      	bne.n	8006e20 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 f977 	bl	800807c <xTaskPriorityDisinherit>
 8006d8e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	605a      	str	r2, [r3, #4]
 8006d96:	e043      	b.n	8006e20 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d119      	bne.n	8006dd2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6898      	ldr	r0, [r3, #8]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da6:	461a      	mov	r2, r3
 8006da8:	68b9      	ldr	r1, [r7, #8]
 8006daa:	f003 fc7c 	bl	800a6a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	689a      	ldr	r2, [r3, #8]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db6:	441a      	add	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	689a      	ldr	r2, [r3, #8]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d32b      	bcc.n	8006e20 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	609a      	str	r2, [r3, #8]
 8006dd0:	e026      	b.n	8006e20 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	68d8      	ldr	r0, [r3, #12]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dda:	461a      	mov	r2, r3
 8006ddc:	68b9      	ldr	r1, [r7, #8]
 8006dde:	f003 fc62 	bl	800a6a6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	68da      	ldr	r2, [r3, #12]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dea:	425b      	negs	r3, r3
 8006dec:	441a      	add	r2, r3
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	68da      	ldr	r2, [r3, #12]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d207      	bcs.n	8006e0e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e06:	425b      	negs	r3, r3
 8006e08:	441a      	add	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d105      	bne.n	8006e20 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d002      	beq.n	8006e20 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1c5a      	adds	r2, r3, #1
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006e28:	697b      	ldr	r3, [r7, #20]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3718      	adds	r7, #24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b082      	sub	sp, #8
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
 8006e3a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d018      	beq.n	8006e76 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68da      	ldr	r2, [r3, #12]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4c:	441a      	add	r2, r3
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d303      	bcc.n	8006e66 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	68d9      	ldr	r1, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6e:	461a      	mov	r2, r3
 8006e70:	6838      	ldr	r0, [r7, #0]
 8006e72:	f003 fc18 	bl	800a6a6 <memcpy>
	}
}
 8006e76:	bf00      	nop
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b084      	sub	sp, #16
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e86:	f001 ff59 	bl	8008d3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e90:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e92:	e011      	b.n	8006eb8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d012      	beq.n	8006ec2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	3324      	adds	r3, #36	@ 0x24
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f000 fe31 	bl	8007b08 <xTaskRemoveFromEventList>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d001      	beq.n	8006eb0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006eac:	f000 ff6e 	bl	8007d8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006eb0:	7bfb      	ldrb	r3, [r7, #15]
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	dce9      	bgt.n	8006e94 <prvUnlockQueue+0x16>
 8006ec0:	e000      	b.n	8006ec4 <prvUnlockQueue+0x46>
					break;
 8006ec2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	22ff      	movs	r2, #255	@ 0xff
 8006ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006ecc:	f001 ff66 	bl	8008d9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006ed0:	f001 ff34 	bl	8008d3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006eda:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006edc:	e011      	b.n	8006f02 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d012      	beq.n	8006f0c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	3310      	adds	r3, #16
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 fe0c 	bl	8007b08 <xTaskRemoveFromEventList>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006ef6:	f000 ff49 	bl	8007d8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006efa:	7bbb      	ldrb	r3, [r7, #14]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	dce9      	bgt.n	8006ede <prvUnlockQueue+0x60>
 8006f0a:	e000      	b.n	8006f0e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006f0c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	22ff      	movs	r2, #255	@ 0xff
 8006f12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006f16:	f001 ff41 	bl	8008d9c <vPortExitCritical>
}
 8006f1a:	bf00      	nop
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b084      	sub	sp, #16
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f2a:	f001 ff07 	bl	8008d3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d102      	bne.n	8006f3c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006f36:	2301      	movs	r3, #1
 8006f38:	60fb      	str	r3, [r7, #12]
 8006f3a:	e001      	b.n	8006f40 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f40:	f001 ff2c 	bl	8008d9c <vPortExitCritical>

	return xReturn;
 8006f44:	68fb      	ldr	r3, [r7, #12]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b084      	sub	sp, #16
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f56:	f001 fef1 	bl	8008d3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d102      	bne.n	8006f6c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006f66:	2301      	movs	r3, #1
 8006f68:	60fb      	str	r3, [r7, #12]
 8006f6a:	e001      	b.n	8006f70 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f70:	f001 ff14 	bl	8008d9c <vPortExitCritical>

	return xReturn;
 8006f74:	68fb      	ldr	r3, [r7, #12]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
	...

08006f80 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	60fb      	str	r3, [r7, #12]
 8006f8e:	e014      	b.n	8006fba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006f90:	4a0e      	ldr	r2, [pc, #56]	@ (8006fcc <vQueueAddToRegistry+0x4c>)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10b      	bne.n	8006fb4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f9c:	490b      	ldr	r1, [pc, #44]	@ (8006fcc <vQueueAddToRegistry+0x4c>)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	683a      	ldr	r2, [r7, #0]
 8006fa2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006fa6:	4a09      	ldr	r2, [pc, #36]	@ (8006fcc <vQueueAddToRegistry+0x4c>)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	00db      	lsls	r3, r3, #3
 8006fac:	4413      	add	r3, r2
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006fb2:	e006      	b.n	8006fc2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	60fb      	str	r3, [r7, #12]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2b07      	cmp	r3, #7
 8006fbe:	d9e7      	bls.n	8006f90 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006fc0:	bf00      	nop
 8006fc2:	bf00      	nop
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bc80      	pop	{r7}
 8006fca:	4770      	bx	lr
 8006fcc:	20000afc 	.word	0x20000afc

08006fd0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006fd8:	2300      	movs	r3, #0
 8006fda:	60fb      	str	r3, [r7, #12]
 8006fdc:	e016      	b.n	800700c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006fde:	4a10      	ldr	r2, [pc, #64]	@ (8007020 <vQueueUnregisterQueue+0x50>)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	00db      	lsls	r3, r3, #3
 8006fe4:	4413      	add	r3, r2
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d10b      	bne.n	8007006 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006fee:	4a0c      	ldr	r2, [pc, #48]	@ (8007020 <vQueueUnregisterQueue+0x50>)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006ff8:	4a09      	ldr	r2, [pc, #36]	@ (8007020 <vQueueUnregisterQueue+0x50>)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	4413      	add	r3, r2
 8007000:	2200      	movs	r2, #0
 8007002:	605a      	str	r2, [r3, #4]
				break;
 8007004:	e006      	b.n	8007014 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	3301      	adds	r3, #1
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2b07      	cmp	r3, #7
 8007010:	d9e5      	bls.n	8006fde <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007012:	bf00      	nop
 8007014:	bf00      	nop
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	bc80      	pop	{r7}
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	20000afc 	.word	0x20000afc

08007024 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007034:	f001 fe82 	bl	8008d3c <vPortEnterCritical>
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800703e:	b25b      	sxtb	r3, r3
 8007040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007044:	d103      	bne.n	800704e <vQueueWaitForMessageRestricted+0x2a>
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007054:	b25b      	sxtb	r3, r3
 8007056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800705a:	d103      	bne.n	8007064 <vQueueWaitForMessageRestricted+0x40>
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007064:	f001 fe9a 	bl	8008d9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800706c:	2b00      	cmp	r3, #0
 800706e:	d106      	bne.n	800707e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	3324      	adds	r3, #36	@ 0x24
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	68b9      	ldr	r1, [r7, #8]
 8007078:	4618      	mov	r0, r3
 800707a:	f000 fd19 	bl	8007ab0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800707e:	6978      	ldr	r0, [r7, #20]
 8007080:	f7ff fefd 	bl	8006e7e <prvUnlockQueue>
	}
 8007084:	bf00      	nop
 8007086:	3718      	adds	r7, #24
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800708c:	b580      	push	{r7, lr}
 800708e:	b08e      	sub	sp, #56	@ 0x38
 8007090:	af04      	add	r7, sp, #16
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800709a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10b      	bne.n	80070b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80070a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	623b      	str	r3, [r7, #32]
}
 80070b2:	bf00      	nop
 80070b4:	bf00      	nop
 80070b6:	e7fd      	b.n	80070b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80070b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	61fb      	str	r3, [r7, #28]
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	e7fd      	b.n	80070d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80070d6:	23a8      	movs	r3, #168	@ 0xa8
 80070d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	2ba8      	cmp	r3, #168	@ 0xa8
 80070de:	d00b      	beq.n	80070f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	61bb      	str	r3, [r7, #24]
}
 80070f2:	bf00      	nop
 80070f4:	bf00      	nop
 80070f6:	e7fd      	b.n	80070f4 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80070f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d01e      	beq.n	800713c <xTaskCreateStatic+0xb0>
 80070fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01b      	beq.n	800713c <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007106:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800710c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	2202      	movs	r2, #2
 8007112:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007116:	2300      	movs	r3, #0
 8007118:	9303      	str	r3, [sp, #12]
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711c:	9302      	str	r3, [sp, #8]
 800711e:	f107 0314 	add.w	r3, r7, #20
 8007122:	9301      	str	r3, [sp, #4]
 8007124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	68b9      	ldr	r1, [r7, #8]
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 f850 	bl	80071d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007134:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007136:	f000 f8ed 	bl	8007314 <prvAddNewTaskToReadyList>
 800713a:	e001      	b.n	8007140 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800713c:	2300      	movs	r3, #0
 800713e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007140:	697b      	ldr	r3, [r7, #20]
	}
 8007142:	4618      	mov	r0, r3
 8007144:	3728      	adds	r7, #40	@ 0x28
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800714a:	b580      	push	{r7, lr}
 800714c:	b08c      	sub	sp, #48	@ 0x30
 800714e:	af04      	add	r7, sp, #16
 8007150:	60f8      	str	r0, [r7, #12]
 8007152:	60b9      	str	r1, [r7, #8]
 8007154:	603b      	str	r3, [r7, #0]
 8007156:	4613      	mov	r3, r2
 8007158:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800715a:	88fb      	ldrh	r3, [r7, #6]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4618      	mov	r0, r3
 8007160:	f001 feee 	bl	8008f40 <pvPortMalloc>
 8007164:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00e      	beq.n	800718a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800716c:	20a8      	movs	r0, #168	@ 0xa8
 800716e:	f001 fee7 	bl	8008f40 <pvPortMalloc>
 8007172:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007180:	e005      	b.n	800718e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007182:	6978      	ldr	r0, [r7, #20]
 8007184:	f001 ffa4 	bl	80090d0 <vPortFree>
 8007188:	e001      	b.n	800718e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800718a:	2300      	movs	r3, #0
 800718c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d017      	beq.n	80071c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	2200      	movs	r2, #0
 8007198:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800719c:	88fa      	ldrh	r2, [r7, #6]
 800719e:	2300      	movs	r3, #0
 80071a0:	9303      	str	r3, [sp, #12]
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	9302      	str	r3, [sp, #8]
 80071a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a8:	9301      	str	r3, [sp, #4]
 80071aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68b9      	ldr	r1, [r7, #8]
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f000 f80e 	bl	80071d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071b8:	69f8      	ldr	r0, [r7, #28]
 80071ba:	f000 f8ab 	bl	8007314 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80071be:	2301      	movs	r3, #1
 80071c0:	61bb      	str	r3, [r7, #24]
 80071c2:	e002      	b.n	80071ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80071c4:	f04f 33ff 	mov.w	r3, #4294967295
 80071c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80071ca:	69bb      	ldr	r3, [r7, #24]
	}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3720      	adds	r7, #32
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b088      	sub	sp, #32
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
 80071e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80071e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	461a      	mov	r2, r3
 80071ec:	21a5      	movs	r1, #165	@ 0xa5
 80071ee:	f003 f977 	bl	800a4e0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80071f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80071fc:	3b01      	subs	r3, #1
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	4413      	add	r3, r2
 8007202:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	f023 0307 	bic.w	r3, r3, #7
 800720a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	f003 0307 	and.w	r3, r3, #7
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00b      	beq.n	800722e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	617b      	str	r3, [r7, #20]
}
 8007228:	bf00      	nop
 800722a:	bf00      	nop
 800722c:	e7fd      	b.n	800722a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800722e:	2300      	movs	r3, #0
 8007230:	61fb      	str	r3, [r7, #28]
 8007232:	e012      	b.n	800725a <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007234:	68ba      	ldr	r2, [r7, #8]
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	4413      	add	r3, r2
 800723a:	7819      	ldrb	r1, [r3, #0]
 800723c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	4413      	add	r3, r2
 8007242:	3334      	adds	r3, #52	@ 0x34
 8007244:	460a      	mov	r2, r1
 8007246:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	4413      	add	r3, r2
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d006      	beq.n	8007262 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	3301      	adds	r3, #1
 8007258:	61fb      	str	r3, [r7, #28]
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	2b0f      	cmp	r3, #15
 800725e:	d9e9      	bls.n	8007234 <prvInitialiseNewTask+0x60>
 8007260:	e000      	b.n	8007264 <prvInitialiseNewTask+0x90>
		{
			break;
 8007262:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007266:	2200      	movs	r2, #0
 8007268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800726c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726e:	2b37      	cmp	r3, #55	@ 0x37
 8007270:	d901      	bls.n	8007276 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007272:	2337      	movs	r3, #55	@ 0x37
 8007274:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800727a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800727c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007280:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007284:	2200      	movs	r2, #0
 8007286:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728a:	3304      	adds	r3, #4
 800728c:	4618      	mov	r0, r3
 800728e:	f7fe fe42 	bl	8005f16 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	3318      	adds	r3, #24
 8007296:	4618      	mov	r0, r3
 8007298:	f7fe fe3d 	bl	8005f16 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800729c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072a0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80072a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072aa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80072ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072b0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80072b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b4:	2200      	movs	r2, #0
 80072b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	3354      	adds	r3, #84	@ 0x54
 80072c6:	224c      	movs	r2, #76	@ 0x4c
 80072c8:	2100      	movs	r1, #0
 80072ca:	4618      	mov	r0, r3
 80072cc:	f003 f908 	bl	800a4e0 <memset>
 80072d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007308 <prvInitialiseNewTask+0x134>)
 80072d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80072d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d8:	4a0c      	ldr	r2, [pc, #48]	@ (800730c <prvInitialiseNewTask+0x138>)
 80072da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	4a0c      	ldr	r2, [pc, #48]	@ (8007310 <prvInitialiseNewTask+0x13c>)
 80072e0:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80072e2:	683a      	ldr	r2, [r7, #0]
 80072e4:	68f9      	ldr	r1, [r7, #12]
 80072e6:	69b8      	ldr	r0, [r7, #24]
 80072e8:	f001 fc36 	bl	8008b58 <pxPortInitialiseStack>
 80072ec:	4602      	mov	r2, r0
 80072ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80072f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d002      	beq.n	80072fe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80072f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072fe:	bf00      	nop
 8007300:	3720      	adds	r7, #32
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	20001d88 	.word	0x20001d88
 800730c:	20001df0 	.word	0x20001df0
 8007310:	20001e58 	.word	0x20001e58

08007314 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800731c:	f001 fd0e 	bl	8008d3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007320:	4b2d      	ldr	r3, [pc, #180]	@ (80073d8 <prvAddNewTaskToReadyList+0xc4>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3301      	adds	r3, #1
 8007326:	4a2c      	ldr	r2, [pc, #176]	@ (80073d8 <prvAddNewTaskToReadyList+0xc4>)
 8007328:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800732a:	4b2c      	ldr	r3, [pc, #176]	@ (80073dc <prvAddNewTaskToReadyList+0xc8>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d109      	bne.n	8007346 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007332:	4a2a      	ldr	r2, [pc, #168]	@ (80073dc <prvAddNewTaskToReadyList+0xc8>)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007338:	4b27      	ldr	r3, [pc, #156]	@ (80073d8 <prvAddNewTaskToReadyList+0xc4>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d110      	bne.n	8007362 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007340:	f000 fd48 	bl	8007dd4 <prvInitialiseTaskLists>
 8007344:	e00d      	b.n	8007362 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007346:	4b26      	ldr	r3, [pc, #152]	@ (80073e0 <prvAddNewTaskToReadyList+0xcc>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d109      	bne.n	8007362 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800734e:	4b23      	ldr	r3, [pc, #140]	@ (80073dc <prvAddNewTaskToReadyList+0xc8>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007358:	429a      	cmp	r2, r3
 800735a:	d802      	bhi.n	8007362 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800735c:	4a1f      	ldr	r2, [pc, #124]	@ (80073dc <prvAddNewTaskToReadyList+0xc8>)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007362:	4b20      	ldr	r3, [pc, #128]	@ (80073e4 <prvAddNewTaskToReadyList+0xd0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3301      	adds	r3, #1
 8007368:	4a1e      	ldr	r2, [pc, #120]	@ (80073e4 <prvAddNewTaskToReadyList+0xd0>)
 800736a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800736c:	4b1d      	ldr	r3, [pc, #116]	@ (80073e4 <prvAddNewTaskToReadyList+0xd0>)
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007378:	4b1b      	ldr	r3, [pc, #108]	@ (80073e8 <prvAddNewTaskToReadyList+0xd4>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	429a      	cmp	r2, r3
 800737e:	d903      	bls.n	8007388 <prvAddNewTaskToReadyList+0x74>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007384:	4a18      	ldr	r2, [pc, #96]	@ (80073e8 <prvAddNewTaskToReadyList+0xd4>)
 8007386:	6013      	str	r3, [r2, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800738c:	4613      	mov	r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	4a15      	ldr	r2, [pc, #84]	@ (80073ec <prvAddNewTaskToReadyList+0xd8>)
 8007396:	441a      	add	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	3304      	adds	r3, #4
 800739c:	4619      	mov	r1, r3
 800739e:	4610      	mov	r0, r2
 80073a0:	f7fe fdc5 	bl	8005f2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80073a4:	f001 fcfa 	bl	8008d9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80073a8:	4b0d      	ldr	r3, [pc, #52]	@ (80073e0 <prvAddNewTaskToReadyList+0xcc>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00e      	beq.n	80073ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80073b0:	4b0a      	ldr	r3, [pc, #40]	@ (80073dc <prvAddNewTaskToReadyList+0xc8>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d207      	bcs.n	80073ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80073be:	4b0c      	ldr	r3, [pc, #48]	@ (80073f0 <prvAddNewTaskToReadyList+0xdc>)
 80073c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	f3bf 8f4f 	dsb	sy
 80073ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073ce:	bf00      	nop
 80073d0:	3708      	adds	r7, #8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	20001010 	.word	0x20001010
 80073dc:	20000b3c 	.word	0x20000b3c
 80073e0:	2000101c 	.word	0x2000101c
 80073e4:	2000102c 	.word	0x2000102c
 80073e8:	20001018 	.word	0x20001018
 80073ec:	20000b40 	.word	0x20000b40
 80073f0:	e000ed04 	.word	0xe000ed04

080073f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80073fc:	2300      	movs	r3, #0
 80073fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d018      	beq.n	8007438 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007406:	4b14      	ldr	r3, [pc, #80]	@ (8007458 <vTaskDelay+0x64>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00b      	beq.n	8007426 <vTaskDelay+0x32>
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	60bb      	str	r3, [r7, #8]
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007426:	f000 f901 	bl	800762c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800742a:	2100      	movs	r1, #0
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 ff49 	bl	80082c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007432:	f000 f909 	bl	8007648 <xTaskResumeAll>
 8007436:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d107      	bne.n	800744e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800743e:	4b07      	ldr	r3, [pc, #28]	@ (800745c <vTaskDelay+0x68>)
 8007440:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007444:	601a      	str	r2, [r3, #0]
 8007446:	f3bf 8f4f 	dsb	sy
 800744a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800744e:	bf00      	nop
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20001038 	.word	0x20001038
 800745c:	e000ed04 	.word	0xe000ed04

08007460 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007468:	f001 fc68 	bl	8008d3c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d102      	bne.n	8007478 <vTaskSuspend+0x18>
 8007472:	4b30      	ldr	r3, [pc, #192]	@ (8007534 <vTaskSuspend+0xd4>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	e000      	b.n	800747a <vTaskSuspend+0x1a>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3304      	adds	r3, #4
 8007480:	4618      	mov	r0, r3
 8007482:	f7fe fdaf 	bl	8005fe4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748a:	2b00      	cmp	r3, #0
 800748c:	d004      	beq.n	8007498 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	3318      	adds	r3, #24
 8007492:	4618      	mov	r0, r3
 8007494:	f7fe fda6 	bl	8005fe4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3304      	adds	r3, #4
 800749c:	4619      	mov	r1, r3
 800749e:	4826      	ldr	r0, [pc, #152]	@ (8007538 <vTaskSuspend+0xd8>)
 80074a0:	f7fe fd45 	bl	8005f2e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d103      	bne.n	80074b8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80074b8:	f001 fc70 	bl	8008d9c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80074bc:	4b1f      	ldr	r3, [pc, #124]	@ (800753c <vTaskSuspend+0xdc>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d005      	beq.n	80074d0 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80074c4:	f001 fc3a 	bl	8008d3c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80074c8:	f000 fd28 	bl	8007f1c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80074cc:	f001 fc66 	bl	8008d9c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80074d0:	4b18      	ldr	r3, [pc, #96]	@ (8007534 <vTaskSuspend+0xd4>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	68fa      	ldr	r2, [r7, #12]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d128      	bne.n	800752c <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 80074da:	4b18      	ldr	r3, [pc, #96]	@ (800753c <vTaskSuspend+0xdc>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d018      	beq.n	8007514 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80074e2:	4b17      	ldr	r3, [pc, #92]	@ (8007540 <vTaskSuspend+0xe0>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00b      	beq.n	8007502 <vTaskSuspend+0xa2>
	__asm volatile
 80074ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ee:	f383 8811 	msr	BASEPRI, r3
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	60bb      	str	r3, [r7, #8]
}
 80074fc:	bf00      	nop
 80074fe:	bf00      	nop
 8007500:	e7fd      	b.n	80074fe <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007502:	4b10      	ldr	r3, [pc, #64]	@ (8007544 <vTaskSuspend+0xe4>)
 8007504:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007508:	601a      	str	r2, [r3, #0]
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007512:	e00b      	b.n	800752c <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8007514:	4b08      	ldr	r3, [pc, #32]	@ (8007538 <vTaskSuspend+0xd8>)
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	4b0b      	ldr	r3, [pc, #44]	@ (8007548 <vTaskSuspend+0xe8>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	429a      	cmp	r2, r3
 800751e:	d103      	bne.n	8007528 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8007520:	4b04      	ldr	r3, [pc, #16]	@ (8007534 <vTaskSuspend+0xd4>)
 8007522:	2200      	movs	r2, #0
 8007524:	601a      	str	r2, [r3, #0]
	}
 8007526:	e001      	b.n	800752c <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8007528:	f000 f9fa 	bl	8007920 <vTaskSwitchContext>
	}
 800752c:	bf00      	nop
 800752e:	3710      	adds	r7, #16
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	20000b3c 	.word	0x20000b3c
 8007538:	20000ffc 	.word	0x20000ffc
 800753c:	2000101c 	.word	0x2000101c
 8007540:	20001038 	.word	0x20001038
 8007544:	e000ed04 	.word	0xe000ed04
 8007548:	20001010 	.word	0x20001010

0800754c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b08a      	sub	sp, #40	@ 0x28
 8007550:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007552:	2300      	movs	r3, #0
 8007554:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007556:	2300      	movs	r3, #0
 8007558:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800755a:	463a      	mov	r2, r7
 800755c:	1d39      	adds	r1, r7, #4
 800755e:	f107 0308 	add.w	r3, r7, #8
 8007562:	4618      	mov	r0, r3
 8007564:	f7fe fa92 	bl	8005a8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007568:	6839      	ldr	r1, [r7, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	9202      	str	r2, [sp, #8]
 8007570:	9301      	str	r3, [sp, #4]
 8007572:	2300      	movs	r3, #0
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	2300      	movs	r3, #0
 8007578:	460a      	mov	r2, r1
 800757a:	4924      	ldr	r1, [pc, #144]	@ (800760c <vTaskStartScheduler+0xc0>)
 800757c:	4824      	ldr	r0, [pc, #144]	@ (8007610 <vTaskStartScheduler+0xc4>)
 800757e:	f7ff fd85 	bl	800708c <xTaskCreateStatic>
 8007582:	4603      	mov	r3, r0
 8007584:	4a23      	ldr	r2, [pc, #140]	@ (8007614 <vTaskStartScheduler+0xc8>)
 8007586:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007588:	4b22      	ldr	r3, [pc, #136]	@ (8007614 <vTaskStartScheduler+0xc8>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007590:	2301      	movs	r3, #1
 8007592:	617b      	str	r3, [r7, #20]
 8007594:	e001      	b.n	800759a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007596:	2300      	movs	r3, #0
 8007598:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d102      	bne.n	80075a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80075a0:	f000 fee4 	bl	800836c <xTimerCreateTimerTask>
 80075a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d11b      	bne.n	80075e4 <vTaskStartScheduler+0x98>
	__asm volatile
 80075ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b0:	f383 8811 	msr	BASEPRI, r3
 80075b4:	f3bf 8f6f 	isb	sy
 80075b8:	f3bf 8f4f 	dsb	sy
 80075bc:	613b      	str	r3, [r7, #16]
}
 80075be:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80075c0:	4b15      	ldr	r3, [pc, #84]	@ (8007618 <vTaskStartScheduler+0xcc>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	3354      	adds	r3, #84	@ 0x54
 80075c6:	4a15      	ldr	r2, [pc, #84]	@ (800761c <vTaskStartScheduler+0xd0>)
 80075c8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80075ca:	4b15      	ldr	r3, [pc, #84]	@ (8007620 <vTaskStartScheduler+0xd4>)
 80075cc:	f04f 32ff 	mov.w	r2, #4294967295
 80075d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80075d2:	4b14      	ldr	r3, [pc, #80]	@ (8007624 <vTaskStartScheduler+0xd8>)
 80075d4:	2201      	movs	r2, #1
 80075d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80075d8:	4b13      	ldr	r3, [pc, #76]	@ (8007628 <vTaskStartScheduler+0xdc>)
 80075da:	2200      	movs	r2, #0
 80075dc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80075de:	f001 fb3b 	bl	8008c58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80075e2:	e00f      	b.n	8007604 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ea:	d10b      	bne.n	8007604 <vTaskStartScheduler+0xb8>
	__asm volatile
 80075ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f0:	f383 8811 	msr	BASEPRI, r3
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	f3bf 8f4f 	dsb	sy
 80075fc:	60fb      	str	r3, [r7, #12]
}
 80075fe:	bf00      	nop
 8007600:	bf00      	nop
 8007602:	e7fd      	b.n	8007600 <vTaskStartScheduler+0xb4>
}
 8007604:	bf00      	nop
 8007606:	3718      	adds	r7, #24
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	0800dd38 	.word	0x0800dd38
 8007610:	08007da5 	.word	0x08007da5
 8007614:	20001034 	.word	0x20001034
 8007618:	20000b3c 	.word	0x20000b3c
 800761c:	20000024 	.word	0x20000024
 8007620:	20001030 	.word	0x20001030
 8007624:	2000101c 	.word	0x2000101c
 8007628:	20001014 	.word	0x20001014

0800762c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007630:	4b04      	ldr	r3, [pc, #16]	@ (8007644 <vTaskSuspendAll+0x18>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	3301      	adds	r3, #1
 8007636:	4a03      	ldr	r2, [pc, #12]	@ (8007644 <vTaskSuspendAll+0x18>)
 8007638:	6013      	str	r3, [r2, #0]
}
 800763a:	bf00      	nop
 800763c:	46bd      	mov	sp, r7
 800763e:	bc80      	pop	{r7}
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	20001038 	.word	0x20001038

08007648 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007652:	2300      	movs	r3, #0
 8007654:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007656:	4b42      	ldr	r3, [pc, #264]	@ (8007760 <xTaskResumeAll+0x118>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10b      	bne.n	8007676 <xTaskResumeAll+0x2e>
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	603b      	str	r3, [r7, #0]
}
 8007670:	bf00      	nop
 8007672:	bf00      	nop
 8007674:	e7fd      	b.n	8007672 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007676:	f001 fb61 	bl	8008d3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800767a:	4b39      	ldr	r3, [pc, #228]	@ (8007760 <xTaskResumeAll+0x118>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	3b01      	subs	r3, #1
 8007680:	4a37      	ldr	r2, [pc, #220]	@ (8007760 <xTaskResumeAll+0x118>)
 8007682:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007684:	4b36      	ldr	r3, [pc, #216]	@ (8007760 <xTaskResumeAll+0x118>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d162      	bne.n	8007752 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800768c:	4b35      	ldr	r3, [pc, #212]	@ (8007764 <xTaskResumeAll+0x11c>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d05e      	beq.n	8007752 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007694:	e02f      	b.n	80076f6 <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007696:	4b34      	ldr	r3, [pc, #208]	@ (8007768 <xTaskResumeAll+0x120>)
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	3318      	adds	r3, #24
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fe fc9e 	bl	8005fe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	3304      	adds	r3, #4
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7fe fc99 	bl	8005fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076b6:	4b2d      	ldr	r3, [pc, #180]	@ (800776c <xTaskResumeAll+0x124>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d903      	bls.n	80076c6 <xTaskResumeAll+0x7e>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c2:	4a2a      	ldr	r2, [pc, #168]	@ (800776c <xTaskResumeAll+0x124>)
 80076c4:	6013      	str	r3, [r2, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ca:	4613      	mov	r3, r2
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4413      	add	r3, r2
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	4a27      	ldr	r2, [pc, #156]	@ (8007770 <xTaskResumeAll+0x128>)
 80076d4:	441a      	add	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	3304      	adds	r3, #4
 80076da:	4619      	mov	r1, r3
 80076dc:	4610      	mov	r0, r2
 80076de:	f7fe fc26 	bl	8005f2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076e6:	4b23      	ldr	r3, [pc, #140]	@ (8007774 <xTaskResumeAll+0x12c>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d302      	bcc.n	80076f6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80076f0:	4b21      	ldr	r3, [pc, #132]	@ (8007778 <xTaskResumeAll+0x130>)
 80076f2:	2201      	movs	r2, #1
 80076f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076f6:	4b1c      	ldr	r3, [pc, #112]	@ (8007768 <xTaskResumeAll+0x120>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1cb      	bne.n	8007696 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007704:	f000 fc0a 	bl	8007f1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007708:	4b1c      	ldr	r3, [pc, #112]	@ (800777c <xTaskResumeAll+0x134>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d010      	beq.n	8007736 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007714:	f000 f844 	bl	80077a0 <xTaskIncrementTick>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d002      	beq.n	8007724 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800771e:	4b16      	ldr	r3, [pc, #88]	@ (8007778 <xTaskResumeAll+0x130>)
 8007720:	2201      	movs	r2, #1
 8007722:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	3b01      	subs	r3, #1
 8007728:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f1      	bne.n	8007714 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8007730:	4b12      	ldr	r3, [pc, #72]	@ (800777c <xTaskResumeAll+0x134>)
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007736:	4b10      	ldr	r3, [pc, #64]	@ (8007778 <xTaskResumeAll+0x130>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d009      	beq.n	8007752 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800773e:	2301      	movs	r3, #1
 8007740:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007742:	4b0f      	ldr	r3, [pc, #60]	@ (8007780 <xTaskResumeAll+0x138>)
 8007744:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007752:	f001 fb23 	bl	8008d9c <vPortExitCritical>

	return xAlreadyYielded;
 8007756:	68bb      	ldr	r3, [r7, #8]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3710      	adds	r7, #16
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	20001038 	.word	0x20001038
 8007764:	20001010 	.word	0x20001010
 8007768:	20000fd0 	.word	0x20000fd0
 800776c:	20001018 	.word	0x20001018
 8007770:	20000b40 	.word	0x20000b40
 8007774:	20000b3c 	.word	0x20000b3c
 8007778:	20001024 	.word	0x20001024
 800777c:	20001020 	.word	0x20001020
 8007780:	e000ed04 	.word	0xe000ed04

08007784 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800778a:	4b04      	ldr	r3, [pc, #16]	@ (800779c <xTaskGetTickCount+0x18>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007790:	687b      	ldr	r3, [r7, #4]
}
 8007792:	4618      	mov	r0, r3
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	bc80      	pop	{r7}
 800779a:	4770      	bx	lr
 800779c:	20001014 	.word	0x20001014

080077a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80077a6:	2300      	movs	r3, #0
 80077a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077aa:	4b52      	ldr	r3, [pc, #328]	@ (80078f4 <xTaskIncrementTick+0x154>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f040 808f 	bne.w	80078d2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80077b4:	4b50      	ldr	r3, [pc, #320]	@ (80078f8 <xTaskIncrementTick+0x158>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	3301      	adds	r3, #1
 80077ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077bc:	4a4e      	ldr	r2, [pc, #312]	@ (80078f8 <xTaskIncrementTick+0x158>)
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d121      	bne.n	800780c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80077c8:	4b4c      	ldr	r3, [pc, #304]	@ (80078fc <xTaskIncrementTick+0x15c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00b      	beq.n	80077ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80077d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d6:	f383 8811 	msr	BASEPRI, r3
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	603b      	str	r3, [r7, #0]
}
 80077e4:	bf00      	nop
 80077e6:	bf00      	nop
 80077e8:	e7fd      	b.n	80077e6 <xTaskIncrementTick+0x46>
 80077ea:	4b44      	ldr	r3, [pc, #272]	@ (80078fc <xTaskIncrementTick+0x15c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60fb      	str	r3, [r7, #12]
 80077f0:	4b43      	ldr	r3, [pc, #268]	@ (8007900 <xTaskIncrementTick+0x160>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a41      	ldr	r2, [pc, #260]	@ (80078fc <xTaskIncrementTick+0x15c>)
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	4a41      	ldr	r2, [pc, #260]	@ (8007900 <xTaskIncrementTick+0x160>)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6013      	str	r3, [r2, #0]
 80077fe:	4b41      	ldr	r3, [pc, #260]	@ (8007904 <xTaskIncrementTick+0x164>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3301      	adds	r3, #1
 8007804:	4a3f      	ldr	r2, [pc, #252]	@ (8007904 <xTaskIncrementTick+0x164>)
 8007806:	6013      	str	r3, [r2, #0]
 8007808:	f000 fb88 	bl	8007f1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800780c:	4b3e      	ldr	r3, [pc, #248]	@ (8007908 <xTaskIncrementTick+0x168>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	429a      	cmp	r2, r3
 8007814:	d34e      	bcc.n	80078b4 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007816:	4b39      	ldr	r3, [pc, #228]	@ (80078fc <xTaskIncrementTick+0x15c>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d101      	bne.n	8007824 <xTaskIncrementTick+0x84>
 8007820:	2301      	movs	r3, #1
 8007822:	e000      	b.n	8007826 <xTaskIncrementTick+0x86>
 8007824:	2300      	movs	r3, #0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d004      	beq.n	8007834 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800782a:	4b37      	ldr	r3, [pc, #220]	@ (8007908 <xTaskIncrementTick+0x168>)
 800782c:	f04f 32ff 	mov.w	r2, #4294967295
 8007830:	601a      	str	r2, [r3, #0]
					break;
 8007832:	e03f      	b.n	80078b4 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007834:	4b31      	ldr	r3, [pc, #196]	@ (80078fc <xTaskIncrementTick+0x15c>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	429a      	cmp	r2, r3
 800784a:	d203      	bcs.n	8007854 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800784c:	4a2e      	ldr	r2, [pc, #184]	@ (8007908 <xTaskIncrementTick+0x168>)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6013      	str	r3, [r2, #0]
						break;
 8007852:	e02f      	b.n	80078b4 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	3304      	adds	r3, #4
 8007858:	4618      	mov	r0, r3
 800785a:	f7fe fbc3 	bl	8005fe4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007862:	2b00      	cmp	r3, #0
 8007864:	d004      	beq.n	8007870 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	3318      	adds	r3, #24
 800786a:	4618      	mov	r0, r3
 800786c:	f7fe fbba 	bl	8005fe4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007874:	4b25      	ldr	r3, [pc, #148]	@ (800790c <xTaskIncrementTick+0x16c>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d903      	bls.n	8007884 <xTaskIncrementTick+0xe4>
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007880:	4a22      	ldr	r2, [pc, #136]	@ (800790c <xTaskIncrementTick+0x16c>)
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007888:	4613      	mov	r3, r2
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	4413      	add	r3, r2
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	4a1f      	ldr	r2, [pc, #124]	@ (8007910 <xTaskIncrementTick+0x170>)
 8007892:	441a      	add	r2, r3
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	3304      	adds	r3, #4
 8007898:	4619      	mov	r1, r3
 800789a:	4610      	mov	r0, r2
 800789c:	f7fe fb47 	bl	8005f2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078a4:	4b1b      	ldr	r3, [pc, #108]	@ (8007914 <xTaskIncrementTick+0x174>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d3b3      	bcc.n	8007816 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80078ae:	2301      	movs	r3, #1
 80078b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078b2:	e7b0      	b.n	8007816 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078b4:	4b17      	ldr	r3, [pc, #92]	@ (8007914 <xTaskIncrementTick+0x174>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ba:	4915      	ldr	r1, [pc, #84]	@ (8007910 <xTaskIncrementTick+0x170>)
 80078bc:	4613      	mov	r3, r2
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	4413      	add	r3, r2
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	440b      	add	r3, r1
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d907      	bls.n	80078dc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80078cc:	2301      	movs	r3, #1
 80078ce:	617b      	str	r3, [r7, #20]
 80078d0:	e004      	b.n	80078dc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80078d2:	4b11      	ldr	r3, [pc, #68]	@ (8007918 <xTaskIncrementTick+0x178>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3301      	adds	r3, #1
 80078d8:	4a0f      	ldr	r2, [pc, #60]	@ (8007918 <xTaskIncrementTick+0x178>)
 80078da:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80078dc:	4b0f      	ldr	r3, [pc, #60]	@ (800791c <xTaskIncrementTick+0x17c>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d001      	beq.n	80078e8 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 80078e4:	2301      	movs	r3, #1
 80078e6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80078e8:	697b      	ldr	r3, [r7, #20]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3718      	adds	r7, #24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	20001038 	.word	0x20001038
 80078f8:	20001014 	.word	0x20001014
 80078fc:	20000fc8 	.word	0x20000fc8
 8007900:	20000fcc 	.word	0x20000fcc
 8007904:	20001028 	.word	0x20001028
 8007908:	20001030 	.word	0x20001030
 800790c:	20001018 	.word	0x20001018
 8007910:	20000b40 	.word	0x20000b40
 8007914:	20000b3c 	.word	0x20000b3c
 8007918:	20001020 	.word	0x20001020
 800791c:	20001024 	.word	0x20001024

08007920 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007920:	b480      	push	{r7}
 8007922:	b085      	sub	sp, #20
 8007924:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007926:	4b2a      	ldr	r3, [pc, #168]	@ (80079d0 <vTaskSwitchContext+0xb0>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d003      	beq.n	8007936 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800792e:	4b29      	ldr	r3, [pc, #164]	@ (80079d4 <vTaskSwitchContext+0xb4>)
 8007930:	2201      	movs	r2, #1
 8007932:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007934:	e047      	b.n	80079c6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007936:	4b27      	ldr	r3, [pc, #156]	@ (80079d4 <vTaskSwitchContext+0xb4>)
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800793c:	4b26      	ldr	r3, [pc, #152]	@ (80079d8 <vTaskSwitchContext+0xb8>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	60fb      	str	r3, [r7, #12]
 8007942:	e011      	b.n	8007968 <vTaskSwitchContext+0x48>
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10b      	bne.n	8007962 <vTaskSwitchContext+0x42>
	__asm volatile
 800794a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	607b      	str	r3, [r7, #4]
}
 800795c:	bf00      	nop
 800795e:	bf00      	nop
 8007960:	e7fd      	b.n	800795e <vTaskSwitchContext+0x3e>
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	3b01      	subs	r3, #1
 8007966:	60fb      	str	r3, [r7, #12]
 8007968:	491c      	ldr	r1, [pc, #112]	@ (80079dc <vTaskSwitchContext+0xbc>)
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	4613      	mov	r3, r2
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	4413      	add	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	440b      	add	r3, r1
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0e3      	beq.n	8007944 <vTaskSwitchContext+0x24>
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4613      	mov	r3, r2
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	4413      	add	r3, r2
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	4a15      	ldr	r2, [pc, #84]	@ (80079dc <vTaskSwitchContext+0xbc>)
 8007988:	4413      	add	r3, r2
 800798a:	60bb      	str	r3, [r7, #8]
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	685a      	ldr	r2, [r3, #4]
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	605a      	str	r2, [r3, #4]
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	685a      	ldr	r2, [r3, #4]
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	3308      	adds	r3, #8
 800799e:	429a      	cmp	r2, r3
 80079a0:	d104      	bne.n	80079ac <vTaskSwitchContext+0x8c>
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	685a      	ldr	r2, [r3, #4]
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	605a      	str	r2, [r3, #4]
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	4a0b      	ldr	r2, [pc, #44]	@ (80079e0 <vTaskSwitchContext+0xc0>)
 80079b4:	6013      	str	r3, [r2, #0]
 80079b6:	4a08      	ldr	r2, [pc, #32]	@ (80079d8 <vTaskSwitchContext+0xb8>)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80079bc:	4b08      	ldr	r3, [pc, #32]	@ (80079e0 <vTaskSwitchContext+0xc0>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	3354      	adds	r3, #84	@ 0x54
 80079c2:	4a08      	ldr	r2, [pc, #32]	@ (80079e4 <vTaskSwitchContext+0xc4>)
 80079c4:	6013      	str	r3, [r2, #0]
}
 80079c6:	bf00      	nop
 80079c8:	3714      	adds	r7, #20
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr
 80079d0:	20001038 	.word	0x20001038
 80079d4:	20001024 	.word	0x20001024
 80079d8:	20001018 	.word	0x20001018
 80079dc:	20000b40 	.word	0x20000b40
 80079e0:	20000b3c 	.word	0x20000b3c
 80079e4:	20000024 	.word	0x20000024

080079e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10b      	bne.n	8007a10 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	f383 8811 	msr	BASEPRI, r3
 8007a00:	f3bf 8f6f 	isb	sy
 8007a04:	f3bf 8f4f 	dsb	sy
 8007a08:	60fb      	str	r3, [r7, #12]
}
 8007a0a:	bf00      	nop
 8007a0c:	bf00      	nop
 8007a0e:	e7fd      	b.n	8007a0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a10:	4b07      	ldr	r3, [pc, #28]	@ (8007a30 <vTaskPlaceOnEventList+0x48>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	3318      	adds	r3, #24
 8007a16:	4619      	mov	r1, r3
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7fe faab 	bl	8005f74 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a1e:	2101      	movs	r1, #1
 8007a20:	6838      	ldr	r0, [r7, #0]
 8007a22:	f000 fc4f 	bl	80082c4 <prvAddCurrentTaskToDelayedList>
}
 8007a26:	bf00      	nop
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000b3c 	.word	0x20000b3c

08007a34 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b086      	sub	sp, #24
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d10b      	bne.n	8007a5e <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8007a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4a:	f383 8811 	msr	BASEPRI, r3
 8007a4e:	f3bf 8f6f 	isb	sy
 8007a52:	f3bf 8f4f 	dsb	sy
 8007a56:	617b      	str	r3, [r7, #20]
}
 8007a58:	bf00      	nop
 8007a5a:	bf00      	nop
 8007a5c:	e7fd      	b.n	8007a5a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007a5e:	4b12      	ldr	r3, [pc, #72]	@ (8007aa8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10b      	bne.n	8007a7e <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8007a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a6a:	f383 8811 	msr	BASEPRI, r3
 8007a6e:	f3bf 8f6f 	isb	sy
 8007a72:	f3bf 8f4f 	dsb	sy
 8007a76:	613b      	str	r3, [r7, #16]
}
 8007a78:	bf00      	nop
 8007a7a:	bf00      	nop
 8007a7c:	e7fd      	b.n	8007a7a <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007aac <vTaskPlaceOnUnorderedEventList+0x78>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8007a88:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a8a:	4b08      	ldr	r3, [pc, #32]	@ (8007aac <vTaskPlaceOnUnorderedEventList+0x78>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3318      	adds	r3, #24
 8007a90:	4619      	mov	r1, r3
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f7fe fa4b 	bl	8005f2e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a98:	2101      	movs	r1, #1
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 fc12 	bl	80082c4 <prvAddCurrentTaskToDelayedList>
}
 8007aa0:	bf00      	nop
 8007aa2:	3718      	adds	r7, #24
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	20001038 	.word	0x20001038
 8007aac:	20000b3c 	.word	0x20000b3c

08007ab0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b086      	sub	sp, #24
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10b      	bne.n	8007ada <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	617b      	str	r3, [r7, #20]
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ada:	4b0a      	ldr	r3, [pc, #40]	@ (8007b04 <vTaskPlaceOnEventListRestricted+0x54>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3318      	adds	r3, #24
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	68f8      	ldr	r0, [r7, #12]
 8007ae4:	f7fe fa23 	bl	8005f2e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d002      	beq.n	8007af4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007aee:	f04f 33ff 	mov.w	r3, #4294967295
 8007af2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007af4:	6879      	ldr	r1, [r7, #4]
 8007af6:	68b8      	ldr	r0, [r7, #8]
 8007af8:	f000 fbe4 	bl	80082c4 <prvAddCurrentTaskToDelayedList>
	}
 8007afc:	bf00      	nop
 8007afe:	3718      	adds	r7, #24
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	20000b3c 	.word	0x20000b3c

08007b08 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b086      	sub	sp, #24
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10b      	bne.n	8007b36 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	60fb      	str	r3, [r7, #12]
}
 8007b30:	bf00      	nop
 8007b32:	bf00      	nop
 8007b34:	e7fd      	b.n	8007b32 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	3318      	adds	r3, #24
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7fe fa52 	bl	8005fe4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b40:	4b1d      	ldr	r3, [pc, #116]	@ (8007bb8 <xTaskRemoveFromEventList+0xb0>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d11d      	bne.n	8007b84 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	3304      	adds	r3, #4
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f7fe fa49 	bl	8005fe4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b56:	4b19      	ldr	r3, [pc, #100]	@ (8007bbc <xTaskRemoveFromEventList+0xb4>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d903      	bls.n	8007b66 <xTaskRemoveFromEventList+0x5e>
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b62:	4a16      	ldr	r2, [pc, #88]	@ (8007bbc <xTaskRemoveFromEventList+0xb4>)
 8007b64:	6013      	str	r3, [r2, #0]
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b6a:	4613      	mov	r3, r2
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	4413      	add	r3, r2
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	4a13      	ldr	r2, [pc, #76]	@ (8007bc0 <xTaskRemoveFromEventList+0xb8>)
 8007b74:	441a      	add	r2, r3
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	3304      	adds	r3, #4
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	4610      	mov	r0, r2
 8007b7e:	f7fe f9d6 	bl	8005f2e <vListInsertEnd>
 8007b82:	e005      	b.n	8007b90 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	3318      	adds	r3, #24
 8007b88:	4619      	mov	r1, r3
 8007b8a:	480e      	ldr	r0, [pc, #56]	@ (8007bc4 <xTaskRemoveFromEventList+0xbc>)
 8007b8c:	f7fe f9cf 	bl	8005f2e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b94:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc8 <xTaskRemoveFromEventList+0xc0>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d905      	bls.n	8007baa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8007bcc <xTaskRemoveFromEventList+0xc4>)
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	601a      	str	r2, [r3, #0]
 8007ba8:	e001      	b.n	8007bae <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007baa:	2300      	movs	r3, #0
 8007bac:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007bae:	697b      	ldr	r3, [r7, #20]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3718      	adds	r7, #24
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	20001038 	.word	0x20001038
 8007bbc:	20001018 	.word	0x20001018
 8007bc0:	20000b40 	.word	0x20000b40
 8007bc4:	20000fd0 	.word	0x20000fd0
 8007bc8:	20000b3c 	.word	0x20000b3c
 8007bcc:	20001024 	.word	0x20001024

08007bd0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007bda:	4b2a      	ldr	r3, [pc, #168]	@ (8007c84 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10b      	bne.n	8007bfa <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be6:	f383 8811 	msr	BASEPRI, r3
 8007bea:	f3bf 8f6f 	isb	sy
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	613b      	str	r3, [r7, #16]
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop
 8007bf8:	e7fd      	b.n	8007bf6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10b      	bne.n	8007c28 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8007c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c14:	f383 8811 	msr	BASEPRI, r3
 8007c18:	f3bf 8f6f 	isb	sy
 8007c1c:	f3bf 8f4f 	dsb	sy
 8007c20:	60fb      	str	r3, [r7, #12]
}
 8007c22:	bf00      	nop
 8007c24:	bf00      	nop
 8007c26:	e7fd      	b.n	8007c24 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f7fe f9db 	bl	8005fe4 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	3304      	adds	r3, #4
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7fe f9d6 	bl	8005fe4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c3c:	4b12      	ldr	r3, [pc, #72]	@ (8007c88 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d903      	bls.n	8007c4c <vTaskRemoveFromUnorderedEventList+0x7c>
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c48:	4a0f      	ldr	r2, [pc, #60]	@ (8007c88 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007c4a:	6013      	str	r3, [r2, #0]
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c50:	4613      	mov	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	4a0c      	ldr	r2, [pc, #48]	@ (8007c8c <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007c5a:	441a      	add	r2, r3
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4619      	mov	r1, r3
 8007c62:	4610      	mov	r0, r2
 8007c64:	f7fe f963 	bl	8005f2e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c6c:	4b08      	ldr	r3, [pc, #32]	@ (8007c90 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d902      	bls.n	8007c7c <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8007c76:	4b07      	ldr	r3, [pc, #28]	@ (8007c94 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8007c78:	2201      	movs	r2, #1
 8007c7a:	601a      	str	r2, [r3, #0]
	}
}
 8007c7c:	bf00      	nop
 8007c7e:	3718      	adds	r7, #24
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	20001038 	.word	0x20001038
 8007c88:	20001018 	.word	0x20001018
 8007c8c:	20000b40 	.word	0x20000b40
 8007c90:	20000b3c 	.word	0x20000b3c
 8007c94:	20001024 	.word	0x20001024

08007c98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ca0:	4b06      	ldr	r3, [pc, #24]	@ (8007cbc <vTaskInternalSetTimeOutState+0x24>)
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ca8:	4b05      	ldr	r3, [pc, #20]	@ (8007cc0 <vTaskInternalSetTimeOutState+0x28>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	605a      	str	r2, [r3, #4]
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bc80      	pop	{r7}
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	20001028 	.word	0x20001028
 8007cc0:	20001014 	.word	0x20001014

08007cc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b088      	sub	sp, #32
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10b      	bne.n	8007cec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	613b      	str	r3, [r7, #16]
}
 8007ce6:	bf00      	nop
 8007ce8:	bf00      	nop
 8007cea:	e7fd      	b.n	8007ce8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d10b      	bne.n	8007d0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf6:	f383 8811 	msr	BASEPRI, r3
 8007cfa:	f3bf 8f6f 	isb	sy
 8007cfe:	f3bf 8f4f 	dsb	sy
 8007d02:	60fb      	str	r3, [r7, #12]
}
 8007d04:	bf00      	nop
 8007d06:	bf00      	nop
 8007d08:	e7fd      	b.n	8007d06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007d0a:	f001 f817 	bl	8008d3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8007d84 <xTaskCheckForTimeOut+0xc0>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d26:	d102      	bne.n	8007d2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	61fb      	str	r3, [r7, #28]
 8007d2c:	e023      	b.n	8007d76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	4b15      	ldr	r3, [pc, #84]	@ (8007d88 <xTaskCheckForTimeOut+0xc4>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d007      	beq.n	8007d4a <xTaskCheckForTimeOut+0x86>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	69ba      	ldr	r2, [r7, #24]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d302      	bcc.n	8007d4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d44:	2301      	movs	r3, #1
 8007d46:	61fb      	str	r3, [r7, #28]
 8007d48:	e015      	b.n	8007d76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d20b      	bcs.n	8007d6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	1ad2      	subs	r2, r2, r3
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f7ff ff99 	bl	8007c98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d66:	2300      	movs	r3, #0
 8007d68:	61fb      	str	r3, [r7, #28]
 8007d6a:	e004      	b.n	8007d76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d72:	2301      	movs	r3, #1
 8007d74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d76:	f001 f811 	bl	8008d9c <vPortExitCritical>

	return xReturn;
 8007d7a:	69fb      	ldr	r3, [r7, #28]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3720      	adds	r7, #32
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	20001014 	.word	0x20001014
 8007d88:	20001028 	.word	0x20001028

08007d8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d90:	4b03      	ldr	r3, [pc, #12]	@ (8007da0 <vTaskMissedYield+0x14>)
 8007d92:	2201      	movs	r2, #1
 8007d94:	601a      	str	r2, [r3, #0]
}
 8007d96:	bf00      	nop
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc80      	pop	{r7}
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	20001024 	.word	0x20001024

08007da4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007dac:	f000 f852 	bl	8007e54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007db0:	4b06      	ldr	r3, [pc, #24]	@ (8007dcc <prvIdleTask+0x28>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d9f9      	bls.n	8007dac <prvIdleTask+0x8>
			{
				taskYIELD();
 8007db8:	4b05      	ldr	r3, [pc, #20]	@ (8007dd0 <prvIdleTask+0x2c>)
 8007dba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dbe:	601a      	str	r2, [r3, #0]
 8007dc0:	f3bf 8f4f 	dsb	sy
 8007dc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007dc8:	e7f0      	b.n	8007dac <prvIdleTask+0x8>
 8007dca:	bf00      	nop
 8007dcc:	20000b40 	.word	0x20000b40
 8007dd0:	e000ed04 	.word	0xe000ed04

08007dd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007dda:	2300      	movs	r3, #0
 8007ddc:	607b      	str	r3, [r7, #4]
 8007dde:	e00c      	b.n	8007dfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	4613      	mov	r3, r2
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	4413      	add	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4a12      	ldr	r2, [pc, #72]	@ (8007e34 <prvInitialiseTaskLists+0x60>)
 8007dec:	4413      	add	r3, r2
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fe f872 	bl	8005ed8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	3301      	adds	r3, #1
 8007df8:	607b      	str	r3, [r7, #4]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b37      	cmp	r3, #55	@ 0x37
 8007dfe:	d9ef      	bls.n	8007de0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e00:	480d      	ldr	r0, [pc, #52]	@ (8007e38 <prvInitialiseTaskLists+0x64>)
 8007e02:	f7fe f869 	bl	8005ed8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e06:	480d      	ldr	r0, [pc, #52]	@ (8007e3c <prvInitialiseTaskLists+0x68>)
 8007e08:	f7fe f866 	bl	8005ed8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e0c:	480c      	ldr	r0, [pc, #48]	@ (8007e40 <prvInitialiseTaskLists+0x6c>)
 8007e0e:	f7fe f863 	bl	8005ed8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e12:	480c      	ldr	r0, [pc, #48]	@ (8007e44 <prvInitialiseTaskLists+0x70>)
 8007e14:	f7fe f860 	bl	8005ed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e18:	480b      	ldr	r0, [pc, #44]	@ (8007e48 <prvInitialiseTaskLists+0x74>)
 8007e1a:	f7fe f85d 	bl	8005ed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007e4c <prvInitialiseTaskLists+0x78>)
 8007e20:	4a05      	ldr	r2, [pc, #20]	@ (8007e38 <prvInitialiseTaskLists+0x64>)
 8007e22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e24:	4b0a      	ldr	r3, [pc, #40]	@ (8007e50 <prvInitialiseTaskLists+0x7c>)
 8007e26:	4a05      	ldr	r2, [pc, #20]	@ (8007e3c <prvInitialiseTaskLists+0x68>)
 8007e28:	601a      	str	r2, [r3, #0]
}
 8007e2a:	bf00      	nop
 8007e2c:	3708      	adds	r7, #8
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	20000b40 	.word	0x20000b40
 8007e38:	20000fa0 	.word	0x20000fa0
 8007e3c:	20000fb4 	.word	0x20000fb4
 8007e40:	20000fd0 	.word	0x20000fd0
 8007e44:	20000fe4 	.word	0x20000fe4
 8007e48:	20000ffc 	.word	0x20000ffc
 8007e4c:	20000fc8 	.word	0x20000fc8
 8007e50:	20000fcc 	.word	0x20000fcc

08007e54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b082      	sub	sp, #8
 8007e58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e5a:	e019      	b.n	8007e90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e5c:	f000 ff6e 	bl	8008d3c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007e60:	4b10      	ldr	r3, [pc, #64]	@ (8007ea4 <prvCheckTasksWaitingTermination+0x50>)
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	3304      	adds	r3, #4
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7fe f8b9 	bl	8005fe4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e72:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea8 <prvCheckTasksWaitingTermination+0x54>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3b01      	subs	r3, #1
 8007e78:	4a0b      	ldr	r2, [pc, #44]	@ (8007ea8 <prvCheckTasksWaitingTermination+0x54>)
 8007e7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8007eac <prvCheckTasksWaitingTermination+0x58>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3b01      	subs	r3, #1
 8007e82:	4a0a      	ldr	r2, [pc, #40]	@ (8007eac <prvCheckTasksWaitingTermination+0x58>)
 8007e84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e86:	f000 ff89 	bl	8008d9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f810 	bl	8007eb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e90:	4b06      	ldr	r3, [pc, #24]	@ (8007eac <prvCheckTasksWaitingTermination+0x58>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e1      	bne.n	8007e5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	3708      	adds	r7, #8
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	20000fe4 	.word	0x20000fe4
 8007ea8:	20001010 	.word	0x20001010
 8007eac:	20000ff8 	.word	0x20000ff8

08007eb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	3354      	adds	r3, #84	@ 0x54
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f002 fb2b 	bl	800a518 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d108      	bne.n	8007ede <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f001 f8fd 	bl	80090d0 <vPortFree>
				vPortFree( pxTCB );
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f001 f8fa 	bl	80090d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007edc:	e019      	b.n	8007f12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d103      	bne.n	8007ef0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f001 f8f1 	bl	80090d0 <vPortFree>
	}
 8007eee:	e010      	b.n	8007f12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d00b      	beq.n	8007f12 <prvDeleteTCB+0x62>
	__asm volatile
 8007efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efe:	f383 8811 	msr	BASEPRI, r3
 8007f02:	f3bf 8f6f 	isb	sy
 8007f06:	f3bf 8f4f 	dsb	sy
 8007f0a:	60fb      	str	r3, [r7, #12]
}
 8007f0c:	bf00      	nop
 8007f0e:	bf00      	nop
 8007f10:	e7fd      	b.n	8007f0e <prvDeleteTCB+0x5e>
	}
 8007f12:	bf00      	nop
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
	...

08007f1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f22:	4b0e      	ldr	r3, [pc, #56]	@ (8007f5c <prvResetNextTaskUnblockTime+0x40>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d101      	bne.n	8007f30 <prvResetNextTaskUnblockTime+0x14>
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e000      	b.n	8007f32 <prvResetNextTaskUnblockTime+0x16>
 8007f30:	2300      	movs	r3, #0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d004      	beq.n	8007f40 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f36:	4b0a      	ldr	r3, [pc, #40]	@ (8007f60 <prvResetNextTaskUnblockTime+0x44>)
 8007f38:	f04f 32ff 	mov.w	r2, #4294967295
 8007f3c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f3e:	e008      	b.n	8007f52 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007f40:	4b06      	ldr	r3, [pc, #24]	@ (8007f5c <prvResetNextTaskUnblockTime+0x40>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	4a04      	ldr	r2, [pc, #16]	@ (8007f60 <prvResetNextTaskUnblockTime+0x44>)
 8007f50:	6013      	str	r3, [r2, #0]
}
 8007f52:	bf00      	nop
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bc80      	pop	{r7}
 8007f5a:	4770      	bx	lr
 8007f5c:	20000fc8 	.word	0x20000fc8
 8007f60:	20001030 	.word	0x20001030

08007f64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f98 <xTaskGetSchedulerState+0x34>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d102      	bne.n	8007f78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f72:	2301      	movs	r3, #1
 8007f74:	607b      	str	r3, [r7, #4]
 8007f76:	e008      	b.n	8007f8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f78:	4b08      	ldr	r3, [pc, #32]	@ (8007f9c <xTaskGetSchedulerState+0x38>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d102      	bne.n	8007f86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f80:	2302      	movs	r3, #2
 8007f82:	607b      	str	r3, [r7, #4]
 8007f84:	e001      	b.n	8007f8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f86:	2300      	movs	r3, #0
 8007f88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f8a:	687b      	ldr	r3, [r7, #4]
	}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	370c      	adds	r7, #12
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bc80      	pop	{r7}
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	2000101c 	.word	0x2000101c
 8007f9c:	20001038 	.word	0x20001038

08007fa0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007fac:	2300      	movs	r3, #0
 8007fae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d056      	beq.n	8008064 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fba:	4b2d      	ldr	r3, [pc, #180]	@ (8008070 <xTaskPriorityInherit+0xd0>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d246      	bcs.n	8008052 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	699b      	ldr	r3, [r3, #24]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	db06      	blt.n	8007fda <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fcc:	4b28      	ldr	r3, [pc, #160]	@ (8008070 <xTaskPriorityInherit+0xd0>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	6959      	ldr	r1, [r3, #20]
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	4a22      	ldr	r2, [pc, #136]	@ (8008074 <xTaskPriorityInherit+0xd4>)
 8007fec:	4413      	add	r3, r2
 8007fee:	4299      	cmp	r1, r3
 8007ff0:	d101      	bne.n	8007ff6 <xTaskPriorityInherit+0x56>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e000      	b.n	8007ff8 <xTaskPriorityInherit+0x58>
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d022      	beq.n	8008042 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	3304      	adds	r3, #4
 8008000:	4618      	mov	r0, r3
 8008002:	f7fd ffef 	bl	8005fe4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008006:	4b1a      	ldr	r3, [pc, #104]	@ (8008070 <xTaskPriorityInherit+0xd0>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008014:	4b18      	ldr	r3, [pc, #96]	@ (8008078 <xTaskPriorityInherit+0xd8>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	429a      	cmp	r2, r3
 800801a:	d903      	bls.n	8008024 <xTaskPriorityInherit+0x84>
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008020:	4a15      	ldr	r2, [pc, #84]	@ (8008078 <xTaskPriorityInherit+0xd8>)
 8008022:	6013      	str	r3, [r2, #0]
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008028:	4613      	mov	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4a10      	ldr	r2, [pc, #64]	@ (8008074 <xTaskPriorityInherit+0xd4>)
 8008032:	441a      	add	r2, r3
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	3304      	adds	r3, #4
 8008038:	4619      	mov	r1, r3
 800803a:	4610      	mov	r0, r2
 800803c:	f7fd ff77 	bl	8005f2e <vListInsertEnd>
 8008040:	e004      	b.n	800804c <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008042:	4b0b      	ldr	r3, [pc, #44]	@ (8008070 <xTaskPriorityInherit+0xd0>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800804c:	2301      	movs	r3, #1
 800804e:	60fb      	str	r3, [r7, #12]
 8008050:	e008      	b.n	8008064 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008056:	4b06      	ldr	r3, [pc, #24]	@ (8008070 <xTaskPriorityInherit+0xd0>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800805c:	429a      	cmp	r2, r3
 800805e:	d201      	bcs.n	8008064 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008060:	2301      	movs	r3, #1
 8008062:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008064:	68fb      	ldr	r3, [r7, #12]
	}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	20000b3c 	.word	0x20000b3c
 8008074:	20000b40 	.word	0x20000b40
 8008078:	20001018 	.word	0x20001018

0800807c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008088:	2300      	movs	r3, #0
 800808a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d058      	beq.n	8008144 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008092:	4b2f      	ldr	r3, [pc, #188]	@ (8008150 <xTaskPriorityDisinherit+0xd4>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	429a      	cmp	r2, r3
 800809a:	d00b      	beq.n	80080b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	60fb      	str	r3, [r7, #12]
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	e7fd      	b.n	80080b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d10b      	bne.n	80080d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80080bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	60bb      	str	r3, [r7, #8]
}
 80080ce:	bf00      	nop
 80080d0:	bf00      	nop
 80080d2:	e7fd      	b.n	80080d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080d8:	1e5a      	subs	r2, r3, #1
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d02c      	beq.n	8008144 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d128      	bne.n	8008144 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	3304      	adds	r3, #4
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7fd ff74 	bl	8005fe4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008108:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008114:	4b0f      	ldr	r3, [pc, #60]	@ (8008154 <xTaskPriorityDisinherit+0xd8>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	429a      	cmp	r2, r3
 800811a:	d903      	bls.n	8008124 <xTaskPriorityDisinherit+0xa8>
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008120:	4a0c      	ldr	r2, [pc, #48]	@ (8008154 <xTaskPriorityDisinherit+0xd8>)
 8008122:	6013      	str	r3, [r2, #0]
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008128:	4613      	mov	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4a09      	ldr	r2, [pc, #36]	@ (8008158 <xTaskPriorityDisinherit+0xdc>)
 8008132:	441a      	add	r2, r3
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	3304      	adds	r3, #4
 8008138:	4619      	mov	r1, r3
 800813a:	4610      	mov	r0, r2
 800813c:	f7fd fef7 	bl	8005f2e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008140:	2301      	movs	r3, #1
 8008142:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008144:	697b      	ldr	r3, [r7, #20]
	}
 8008146:	4618      	mov	r0, r3
 8008148:	3718      	adds	r7, #24
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20000b3c 	.word	0x20000b3c
 8008154:	20001018 	.word	0x20001018
 8008158:	20000b40 	.word	0x20000b40

0800815c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800815c:	b580      	push	{r7, lr}
 800815e:	b088      	sub	sp, #32
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800816a:	2301      	movs	r3, #1
 800816c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d071      	beq.n	8008258 <vTaskPriorityDisinheritAfterTimeout+0xfc>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10b      	bne.n	8008194 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800817c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	60fb      	str	r3, [r7, #12]
}
 800818e:	bf00      	nop
 8008190:	bf00      	nop
 8008192:	e7fd      	b.n	8008190 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	429a      	cmp	r2, r3
 800819c:	d902      	bls.n	80081a4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	61fb      	str	r3, [r7, #28]
 80081a2:	e002      	b.n	80081aa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081a8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ae:	69fa      	ldr	r2, [r7, #28]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d051      	beq.n	8008258 <vTaskPriorityDisinheritAfterTimeout+0xfc>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b8:	697a      	ldr	r2, [r7, #20]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d14c      	bne.n	8008258 <vTaskPriorityDisinheritAfterTimeout+0xfc>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80081be:	4b28      	ldr	r3, [pc, #160]	@ (8008260 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	69ba      	ldr	r2, [r7, #24]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d10b      	bne.n	80081e0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80081c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081cc:	f383 8811 	msr	BASEPRI, r3
 80081d0:	f3bf 8f6f 	isb	sy
 80081d4:	f3bf 8f4f 	dsb	sy
 80081d8:	60bb      	str	r3, [r7, #8]
}
 80081da:	bf00      	nop
 80081dc:	bf00      	nop
 80081de:	e7fd      	b.n	80081dc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	69fa      	ldr	r2, [r7, #28]
 80081ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	699b      	ldr	r3, [r3, #24]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	db04      	blt.n	80081fe <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	6959      	ldr	r1, [r3, #20]
 8008202:	693a      	ldr	r2, [r7, #16]
 8008204:	4613      	mov	r3, r2
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	4413      	add	r3, r2
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	4a15      	ldr	r2, [pc, #84]	@ (8008264 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800820e:	4413      	add	r3, r2
 8008210:	4299      	cmp	r1, r3
 8008212:	d101      	bne.n	8008218 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8008214:	2301      	movs	r3, #1
 8008216:	e000      	b.n	800821a <vTaskPriorityDisinheritAfterTimeout+0xbe>
 8008218:	2300      	movs	r3, #0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d01c      	beq.n	8008258 <vTaskPriorityDisinheritAfterTimeout+0xfc>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	3304      	adds	r3, #4
 8008222:	4618      	mov	r0, r3
 8008224:	f7fd fede 	bl	8005fe4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822c:	4b0e      	ldr	r3, [pc, #56]	@ (8008268 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	429a      	cmp	r2, r3
 8008232:	d903      	bls.n	800823c <vTaskPriorityDisinheritAfterTimeout+0xe0>
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008238:	4a0b      	ldr	r2, [pc, #44]	@ (8008268 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008240:	4613      	mov	r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4413      	add	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4a06      	ldr	r2, [pc, #24]	@ (8008264 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800824a:	441a      	add	r2, r3
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	3304      	adds	r3, #4
 8008250:	4619      	mov	r1, r3
 8008252:	4610      	mov	r0, r2
 8008254:	f7fd fe6b 	bl	8005f2e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008258:	bf00      	nop
 800825a:	3720      	adds	r7, #32
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	20000b3c 	.word	0x20000b3c
 8008264:	20000b40 	.word	0x20000b40
 8008268:	20001018 	.word	0x20001018

0800826c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8008272:	4b09      	ldr	r3, [pc, #36]	@ (8008298 <uxTaskResetEventItemValue+0x2c>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800827a:	4b07      	ldr	r3, [pc, #28]	@ (8008298 <uxTaskResetEventItemValue+0x2c>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008280:	4b05      	ldr	r3, [pc, #20]	@ (8008298 <uxTaskResetEventItemValue+0x2c>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8008288:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800828a:	687b      	ldr	r3, [r7, #4]
}
 800828c:	4618      	mov	r0, r3
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	bc80      	pop	{r7}
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	20000b3c 	.word	0x20000b3c

0800829c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800829c:	b480      	push	{r7}
 800829e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80082a0:	4b07      	ldr	r3, [pc, #28]	@ (80082c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d004      	beq.n	80082b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80082a8:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082ae:	3201      	adds	r2, #1
 80082b0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80082b2:	4b03      	ldr	r3, [pc, #12]	@ (80082c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80082b4:	681b      	ldr	r3, [r3, #0]
	}
 80082b6:	4618      	mov	r0, r3
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bc80      	pop	{r7}
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	20000b3c 	.word	0x20000b3c

080082c4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082ce:	4b21      	ldr	r3, [pc, #132]	@ (8008354 <prvAddCurrentTaskToDelayedList+0x90>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082d4:	4b20      	ldr	r3, [pc, #128]	@ (8008358 <prvAddCurrentTaskToDelayedList+0x94>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	3304      	adds	r3, #4
 80082da:	4618      	mov	r0, r3
 80082dc:	f7fd fe82 	bl	8005fe4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e6:	d10a      	bne.n	80082fe <prvAddCurrentTaskToDelayedList+0x3a>
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d007      	beq.n	80082fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008358 <prvAddCurrentTaskToDelayedList+0x94>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	3304      	adds	r3, #4
 80082f4:	4619      	mov	r1, r3
 80082f6:	4819      	ldr	r0, [pc, #100]	@ (800835c <prvAddCurrentTaskToDelayedList+0x98>)
 80082f8:	f7fd fe19 	bl	8005f2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082fc:	e026      	b.n	800834c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082fe:	68fa      	ldr	r2, [r7, #12]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4413      	add	r3, r2
 8008304:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008306:	4b14      	ldr	r3, [pc, #80]	@ (8008358 <prvAddCurrentTaskToDelayedList+0x94>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800830e:	68ba      	ldr	r2, [r7, #8]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	429a      	cmp	r2, r3
 8008314:	d209      	bcs.n	800832a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008316:	4b12      	ldr	r3, [pc, #72]	@ (8008360 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	4b0f      	ldr	r3, [pc, #60]	@ (8008358 <prvAddCurrentTaskToDelayedList+0x94>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	3304      	adds	r3, #4
 8008320:	4619      	mov	r1, r3
 8008322:	4610      	mov	r0, r2
 8008324:	f7fd fe26 	bl	8005f74 <vListInsert>
}
 8008328:	e010      	b.n	800834c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800832a:	4b0e      	ldr	r3, [pc, #56]	@ (8008364 <prvAddCurrentTaskToDelayedList+0xa0>)
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	4b0a      	ldr	r3, [pc, #40]	@ (8008358 <prvAddCurrentTaskToDelayedList+0x94>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3304      	adds	r3, #4
 8008334:	4619      	mov	r1, r3
 8008336:	4610      	mov	r0, r2
 8008338:	f7fd fe1c 	bl	8005f74 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800833c:	4b0a      	ldr	r3, [pc, #40]	@ (8008368 <prvAddCurrentTaskToDelayedList+0xa4>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	429a      	cmp	r2, r3
 8008344:	d202      	bcs.n	800834c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008346:	4a08      	ldr	r2, [pc, #32]	@ (8008368 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	6013      	str	r3, [r2, #0]
}
 800834c:	bf00      	nop
 800834e:	3710      	adds	r7, #16
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}
 8008354:	20001014 	.word	0x20001014
 8008358:	20000b3c 	.word	0x20000b3c
 800835c:	20000ffc 	.word	0x20000ffc
 8008360:	20000fcc 	.word	0x20000fcc
 8008364:	20000fc8 	.word	0x20000fc8
 8008368:	20001030 	.word	0x20001030

0800836c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b08a      	sub	sp, #40	@ 0x28
 8008370:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008372:	2300      	movs	r3, #0
 8008374:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008376:	f000 fb6d 	bl	8008a54 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800837a:	4b1d      	ldr	r3, [pc, #116]	@ (80083f0 <xTimerCreateTimerTask+0x84>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d021      	beq.n	80083c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008382:	2300      	movs	r3, #0
 8008384:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008386:	2300      	movs	r3, #0
 8008388:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800838a:	1d3a      	adds	r2, r7, #4
 800838c:	f107 0108 	add.w	r1, r7, #8
 8008390:	f107 030c 	add.w	r3, r7, #12
 8008394:	4618      	mov	r0, r3
 8008396:	f7fd fb91 	bl	8005abc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800839a:	6879      	ldr	r1, [r7, #4]
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	9202      	str	r2, [sp, #8]
 80083a2:	9301      	str	r3, [sp, #4]
 80083a4:	2302      	movs	r3, #2
 80083a6:	9300      	str	r3, [sp, #0]
 80083a8:	2300      	movs	r3, #0
 80083aa:	460a      	mov	r2, r1
 80083ac:	4911      	ldr	r1, [pc, #68]	@ (80083f4 <xTimerCreateTimerTask+0x88>)
 80083ae:	4812      	ldr	r0, [pc, #72]	@ (80083f8 <xTimerCreateTimerTask+0x8c>)
 80083b0:	f7fe fe6c 	bl	800708c <xTaskCreateStatic>
 80083b4:	4603      	mov	r3, r0
 80083b6:	4a11      	ldr	r2, [pc, #68]	@ (80083fc <xTimerCreateTimerTask+0x90>)
 80083b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80083ba:	4b10      	ldr	r3, [pc, #64]	@ (80083fc <xTimerCreateTimerTask+0x90>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d001      	beq.n	80083c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80083c2:	2301      	movs	r3, #1
 80083c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10b      	bne.n	80083e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80083cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d0:	f383 8811 	msr	BASEPRI, r3
 80083d4:	f3bf 8f6f 	isb	sy
 80083d8:	f3bf 8f4f 	dsb	sy
 80083dc:	613b      	str	r3, [r7, #16]
}
 80083de:	bf00      	nop
 80083e0:	bf00      	nop
 80083e2:	e7fd      	b.n	80083e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80083e4:	697b      	ldr	r3, [r7, #20]
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3718      	adds	r7, #24
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	2000106c 	.word	0x2000106c
 80083f4:	0800dd40 	.word	0x0800dd40
 80083f8:	08008649 	.word	0x08008649
 80083fc:	20001070 	.word	0x20001070

08008400 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008400:	b580      	push	{r7, lr}
 8008402:	b088      	sub	sp, #32
 8008404:	af02      	add	r7, sp, #8
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
 800840c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800840e:	2030      	movs	r0, #48	@ 0x30
 8008410:	f000 fd96 	bl	8008f40 <pvPortMalloc>
 8008414:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00d      	beq.n	8008438 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	9301      	str	r3, [sp, #4]
 8008420:	6a3b      	ldr	r3, [r7, #32]
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	68b9      	ldr	r1, [r7, #8]
 800842a:	68f8      	ldr	r0, [r7, #12]
 800842c:	f000 f848 	bl	80084c0 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	2200      	movs	r2, #0
 8008434:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8008438:	697b      	ldr	r3, [r7, #20]
	}
 800843a:	4618      	mov	r0, r3
 800843c:	3718      	adds	r7, #24
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008442:	b580      	push	{r7, lr}
 8008444:	b08a      	sub	sp, #40	@ 0x28
 8008446:	af02      	add	r7, sp, #8
 8008448:	60f8      	str	r0, [r7, #12]
 800844a:	60b9      	str	r1, [r7, #8]
 800844c:	607a      	str	r2, [r7, #4]
 800844e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008450:	2330      	movs	r3, #48	@ 0x30
 8008452:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	2b30      	cmp	r3, #48	@ 0x30
 8008458:	d00b      	beq.n	8008472 <xTimerCreateStatic+0x30>
	__asm volatile
 800845a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845e:	f383 8811 	msr	BASEPRI, r3
 8008462:	f3bf 8f6f 	isb	sy
 8008466:	f3bf 8f4f 	dsb	sy
 800846a:	61bb      	str	r3, [r7, #24]
}
 800846c:	bf00      	nop
 800846e:	bf00      	nop
 8008470:	e7fd      	b.n	800846e <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10b      	bne.n	8008490 <xTimerCreateStatic+0x4e>
	__asm volatile
 8008478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847c:	f383 8811 	msr	BASEPRI, r3
 8008480:	f3bf 8f6f 	isb	sy
 8008484:	f3bf 8f4f 	dsb	sy
 8008488:	617b      	str	r3, [r7, #20]
}
 800848a:	bf00      	nop
 800848c:	bf00      	nop
 800848e:	e7fd      	b.n	800848c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008492:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008494:	69fb      	ldr	r3, [r7, #28]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00d      	beq.n	80084b6 <xTimerCreateStatic+0x74>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	9301      	str	r3, [sp, #4]
 800849e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	68b9      	ldr	r1, [r7, #8]
 80084a8:	68f8      	ldr	r0, [r7, #12]
 80084aa:	f000 f809 	bl	80084c0 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 80084b6:	69fb      	ldr	r3, [r7, #28]
	}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3720      	adds	r7, #32
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	607a      	str	r2, [r7, #4]
 80084cc:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d10b      	bne.n	80084ec <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80084d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d8:	f383 8811 	msr	BASEPRI, r3
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	617b      	str	r3, [r7, #20]
}
 80084e6:	bf00      	nop
 80084e8:	bf00      	nop
 80084ea:	e7fd      	b.n	80084e8 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80084ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d015      	beq.n	800851e <prvInitialiseNewTimer+0x5e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80084f2:	f000 faaf 	bl	8008a54 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80084fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8008502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8008508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800850e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008510:	6a3a      	ldr	r2, [r7, #32]
 8008512:	625a      	str	r2, [r3, #36]	@ 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008516:	3304      	adds	r3, #4
 8008518:	4618      	mov	r0, r3
 800851a:	f7fd fcfc 	bl	8005f16 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800851e:	bf00      	nop
 8008520:	3718      	adds	r7, #24
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
	...

08008528 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b08a      	sub	sp, #40	@ 0x28
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
 8008534:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008536:	2300      	movs	r3, #0
 8008538:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10b      	bne.n	8008558 <xTimerGenericCommand+0x30>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	623b      	str	r3, [r7, #32]
}
 8008552:	bf00      	nop
 8008554:	bf00      	nop
 8008556:	e7fd      	b.n	8008554 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008558:	4b19      	ldr	r3, [pc, #100]	@ (80085c0 <xTimerGenericCommand+0x98>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d02a      	beq.n	80085b6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2b05      	cmp	r3, #5
 8008570:	dc18      	bgt.n	80085a4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008572:	f7ff fcf7 	bl	8007f64 <xTaskGetSchedulerState>
 8008576:	4603      	mov	r3, r0
 8008578:	2b02      	cmp	r3, #2
 800857a:	d109      	bne.n	8008590 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800857c:	4b10      	ldr	r3, [pc, #64]	@ (80085c0 <xTimerGenericCommand+0x98>)
 800857e:	6818      	ldr	r0, [r3, #0]
 8008580:	f107 0110 	add.w	r1, r7, #16
 8008584:	2300      	movs	r3, #0
 8008586:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008588:	f7fd ff0c 	bl	80063a4 <xQueueGenericSend>
 800858c:	6278      	str	r0, [r7, #36]	@ 0x24
 800858e:	e012      	b.n	80085b6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008590:	4b0b      	ldr	r3, [pc, #44]	@ (80085c0 <xTimerGenericCommand+0x98>)
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	f107 0110 	add.w	r1, r7, #16
 8008598:	2300      	movs	r3, #0
 800859a:	2200      	movs	r2, #0
 800859c:	f7fd ff02 	bl	80063a4 <xQueueGenericSend>
 80085a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80085a2:	e008      	b.n	80085b6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80085a4:	4b06      	ldr	r3, [pc, #24]	@ (80085c0 <xTimerGenericCommand+0x98>)
 80085a6:	6818      	ldr	r0, [r3, #0]
 80085a8:	f107 0110 	add.w	r1, r7, #16
 80085ac:	2300      	movs	r3, #0
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	f7fd fffa 	bl	80065a8 <xQueueGenericSendFromISR>
 80085b4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80085b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3728      	adds	r7, #40	@ 0x28
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	2000106c 	.word	0x2000106c

080085c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b088      	sub	sp, #32
 80085c8:	af02      	add	r7, sp, #8
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085ce:	4b1d      	ldr	r3, [pc, #116]	@ (8008644 <prvProcessExpiredTimer+0x80>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	3304      	adds	r3, #4
 80085dc:	4618      	mov	r0, r3
 80085de:	f7fd fd01 	bl	8005fe4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	69db      	ldr	r3, [r3, #28]
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d123      	bne.n	8008632 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	699a      	ldr	r2, [r3, #24]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	18d1      	adds	r1, r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	6978      	ldr	r0, [r7, #20]
 80085f8:	f000 f8cc 	bl	8008794 <prvInsertTimerInActiveList>
 80085fc:	4603      	mov	r3, r0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d017      	beq.n	8008632 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008602:	2300      	movs	r3, #0
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	2300      	movs	r3, #0
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	2100      	movs	r1, #0
 800860c:	6978      	ldr	r0, [r7, #20]
 800860e:	f7ff ff8b 	bl	8008528 <xTimerGenericCommand>
 8008612:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10b      	bne.n	8008632 <prvProcessExpiredTimer+0x6e>
	__asm volatile
 800861a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	60fb      	str	r3, [r7, #12]
}
 800862c:	bf00      	nop
 800862e:	bf00      	nop
 8008630:	e7fd      	b.n	800862e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008636:	6978      	ldr	r0, [r7, #20]
 8008638:	4798      	blx	r3
}
 800863a:	bf00      	nop
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20001064 	.word	0x20001064

08008648 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008650:	f107 0308 	add.w	r3, r7, #8
 8008654:	4618      	mov	r0, r3
 8008656:	f000 f859 	bl	800870c <prvGetNextExpireTime>
 800865a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	4619      	mov	r1, r3
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f000 f805 	bl	8008670 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008666:	f000 f8d7 	bl	8008818 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800866a:	bf00      	nop
 800866c:	e7f0      	b.n	8008650 <prvTimerTask+0x8>
	...

08008670 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800867a:	f7fe ffd7 	bl	800762c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800867e:	f107 0308 	add.w	r3, r7, #8
 8008682:	4618      	mov	r0, r3
 8008684:	f000 f866 	bl	8008754 <prvSampleTimeNow>
 8008688:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d130      	bne.n	80086f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10a      	bne.n	80086ac <prvProcessTimerOrBlockTask+0x3c>
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	429a      	cmp	r2, r3
 800869c:	d806      	bhi.n	80086ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800869e:	f7fe ffd3 	bl	8007648 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80086a2:	68f9      	ldr	r1, [r7, #12]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7ff ff8d 	bl	80085c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80086aa:	e024      	b.n	80086f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d008      	beq.n	80086c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80086b2:	4b13      	ldr	r3, [pc, #76]	@ (8008700 <prvProcessTimerOrBlockTask+0x90>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	bf0c      	ite	eq
 80086bc:	2301      	moveq	r3, #1
 80086be:	2300      	movne	r3, #0
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80086c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008704 <prvProcessTimerOrBlockTask+0x94>)
 80086c6:	6818      	ldr	r0, [r3, #0]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	683a      	ldr	r2, [r7, #0]
 80086d0:	4619      	mov	r1, r3
 80086d2:	f7fe fca7 	bl	8007024 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80086d6:	f7fe ffb7 	bl	8007648 <xTaskResumeAll>
 80086da:	4603      	mov	r3, r0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10a      	bne.n	80086f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80086e0:	4b09      	ldr	r3, [pc, #36]	@ (8008708 <prvProcessTimerOrBlockTask+0x98>)
 80086e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086e6:	601a      	str	r2, [r3, #0]
 80086e8:	f3bf 8f4f 	dsb	sy
 80086ec:	f3bf 8f6f 	isb	sy
}
 80086f0:	e001      	b.n	80086f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80086f2:	f7fe ffa9 	bl	8007648 <xTaskResumeAll>
}
 80086f6:	bf00      	nop
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	20001068 	.word	0x20001068
 8008704:	2000106c 	.word	0x2000106c
 8008708:	e000ed04 	.word	0xe000ed04

0800870c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800870c:	b480      	push	{r7}
 800870e:	b085      	sub	sp, #20
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008714:	4b0e      	ldr	r3, [pc, #56]	@ (8008750 <prvGetNextExpireTime+0x44>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	2b00      	cmp	r3, #0
 800871c:	bf0c      	ite	eq
 800871e:	2301      	moveq	r3, #1
 8008720:	2300      	movne	r3, #0
 8008722:	b2db      	uxtb	r3, r3
 8008724:	461a      	mov	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d105      	bne.n	800873e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008732:	4b07      	ldr	r3, [pc, #28]	@ (8008750 <prvGetNextExpireTime+0x44>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60fb      	str	r3, [r7, #12]
 800873c:	e001      	b.n	8008742 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800873e:	2300      	movs	r3, #0
 8008740:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008742:	68fb      	ldr	r3, [r7, #12]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3714      	adds	r7, #20
 8008748:	46bd      	mov	sp, r7
 800874a:	bc80      	pop	{r7}
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	20001064 	.word	0x20001064

08008754 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800875c:	f7ff f812 	bl	8007784 <xTaskGetTickCount>
 8008760:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008762:	4b0b      	ldr	r3, [pc, #44]	@ (8008790 <prvSampleTimeNow+0x3c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	429a      	cmp	r2, r3
 800876a:	d205      	bcs.n	8008778 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800876c:	f000 f910 	bl	8008990 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	601a      	str	r2, [r3, #0]
 8008776:	e002      	b.n	800877e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800877e:	4a04      	ldr	r2, [pc, #16]	@ (8008790 <prvSampleTimeNow+0x3c>)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008784:	68fb      	ldr	r3, [r7, #12]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3710      	adds	r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	20001074 	.word	0x20001074

08008794 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]
 80087a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80087a2:	2300      	movs	r3, #0
 80087a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80087b2:	68ba      	ldr	r2, [r7, #8]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d812      	bhi.n	80087e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	1ad2      	subs	r2, r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	699b      	ldr	r3, [r3, #24]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d302      	bcc.n	80087ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80087c8:	2301      	movs	r3, #1
 80087ca:	617b      	str	r3, [r7, #20]
 80087cc:	e01b      	b.n	8008806 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80087ce:	4b10      	ldr	r3, [pc, #64]	@ (8008810 <prvInsertTimerInActiveList+0x7c>)
 80087d0:	681a      	ldr	r2, [r3, #0]
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	3304      	adds	r3, #4
 80087d6:	4619      	mov	r1, r3
 80087d8:	4610      	mov	r0, r2
 80087da:	f7fd fbcb 	bl	8005f74 <vListInsert>
 80087de:	e012      	b.n	8008806 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d206      	bcs.n	80087f6 <prvInsertTimerInActiveList+0x62>
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d302      	bcc.n	80087f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80087f0:	2301      	movs	r3, #1
 80087f2:	617b      	str	r3, [r7, #20]
 80087f4:	e007      	b.n	8008806 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80087f6:	4b07      	ldr	r3, [pc, #28]	@ (8008814 <prvInsertTimerInActiveList+0x80>)
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	3304      	adds	r3, #4
 80087fe:	4619      	mov	r1, r3
 8008800:	4610      	mov	r0, r2
 8008802:	f7fd fbb7 	bl	8005f74 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008806:	697b      	ldr	r3, [r7, #20]
}
 8008808:	4618      	mov	r0, r3
 800880a:	3718      	adds	r7, #24
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	20001068 	.word	0x20001068
 8008814:	20001064 	.word	0x20001064

08008818 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b08e      	sub	sp, #56	@ 0x38
 800881c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800881e:	e0a5      	b.n	800896c <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	da19      	bge.n	800885a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008826:	1d3b      	adds	r3, r7, #4
 8008828:	3304      	adds	r3, #4
 800882a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800882c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882e:	2b00      	cmp	r3, #0
 8008830:	d10b      	bne.n	800884a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008836:	f383 8811 	msr	BASEPRI, r3
 800883a:	f3bf 8f6f 	isb	sy
 800883e:	f3bf 8f4f 	dsb	sy
 8008842:	61fb      	str	r3, [r7, #28]
}
 8008844:	bf00      	nop
 8008846:	bf00      	nop
 8008848:	e7fd      	b.n	8008846 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800884a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008850:	6850      	ldr	r0, [r2, #4]
 8008852:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008854:	6892      	ldr	r2, [r2, #8]
 8008856:	4611      	mov	r1, r2
 8008858:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2b00      	cmp	r3, #0
 800885e:	f2c0 8085 	blt.w	800896c <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008868:	695b      	ldr	r3, [r3, #20]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d004      	beq.n	8008878 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800886e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008870:	3304      	adds	r3, #4
 8008872:	4618      	mov	r0, r3
 8008874:	f7fd fbb6 	bl	8005fe4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008878:	463b      	mov	r3, r7
 800887a:	4618      	mov	r0, r3
 800887c:	f7ff ff6a 	bl	8008754 <prvSampleTimeNow>
 8008880:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b09      	cmp	r3, #9
 8008886:	d86c      	bhi.n	8008962 <prvProcessReceivedCommands+0x14a>
 8008888:	a201      	add	r2, pc, #4	@ (adr r2, 8008890 <prvProcessReceivedCommands+0x78>)
 800888a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800888e:	bf00      	nop
 8008890:	080088b9 	.word	0x080088b9
 8008894:	080088b9 	.word	0x080088b9
 8008898:	080088b9 	.word	0x080088b9
 800889c:	08008963 	.word	0x08008963
 80088a0:	08008917 	.word	0x08008917
 80088a4:	08008951 	.word	0x08008951
 80088a8:	080088b9 	.word	0x080088b9
 80088ac:	080088b9 	.word	0x080088b9
 80088b0:	08008963 	.word	0x08008963
 80088b4:	08008917 	.word	0x08008917
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	18d1      	adds	r1, r2, r3
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088c6:	f7ff ff65 	bl	8008794 <prvInsertTimerInActiveList>
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d04a      	beq.n	8008966 <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088d6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80088d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088da:	69db      	ldr	r3, [r3, #28]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d142      	bne.n	8008966 <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80088e0:	68ba      	ldr	r2, [r7, #8]
 80088e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e4:	699b      	ldr	r3, [r3, #24]
 80088e6:	441a      	add	r2, r3
 80088e8:	2300      	movs	r3, #0
 80088ea:	9300      	str	r3, [sp, #0]
 80088ec:	2300      	movs	r3, #0
 80088ee:	2100      	movs	r1, #0
 80088f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088f2:	f7ff fe19 	bl	8008528 <xTimerGenericCommand>
 80088f6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80088f8:	6a3b      	ldr	r3, [r7, #32]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d133      	bne.n	8008966 <prvProcessReceivedCommands+0x14e>
	__asm volatile
 80088fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	61bb      	str	r3, [r7, #24]
}
 8008910:	bf00      	nop
 8008912:	bf00      	nop
 8008914:	e7fd      	b.n	8008912 <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008916:	68ba      	ldr	r2, [r7, #8]
 8008918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800891c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891e:	699b      	ldr	r3, [r3, #24]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10b      	bne.n	800893c <prvProcessReceivedCommands+0x124>
	__asm volatile
 8008924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	617b      	str	r3, [r7, #20]
}
 8008936:	bf00      	nop
 8008938:	bf00      	nop
 800893a:	e7fd      	b.n	8008938 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800893c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893e:	699a      	ldr	r2, [r3, #24]
 8008940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008942:	18d1      	adds	r1, r2, r3
 8008944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008948:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800894a:	f7ff ff23 	bl	8008794 <prvInsertTimerInActiveList>
					break;
 800894e:	e00d      	b.n	800896c <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008952:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008956:	2b00      	cmp	r3, #0
 8008958:	d107      	bne.n	800896a <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800895a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800895c:	f000 fbb8 	bl	80090d0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008960:	e003      	b.n	800896a <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 8008962:	bf00      	nop
 8008964:	e002      	b.n	800896c <prvProcessReceivedCommands+0x154>
					break;
 8008966:	bf00      	nop
 8008968:	e000      	b.n	800896c <prvProcessReceivedCommands+0x154>
					break;
 800896a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800896c:	4b07      	ldr	r3, [pc, #28]	@ (800898c <prvProcessReceivedCommands+0x174>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	1d39      	adds	r1, r7, #4
 8008972:	2200      	movs	r2, #0
 8008974:	4618      	mov	r0, r3
 8008976:	f7fd ff43 	bl	8006800 <xQueueReceive>
 800897a:	4603      	mov	r3, r0
 800897c:	2b00      	cmp	r3, #0
 800897e:	f47f af4f 	bne.w	8008820 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008982:	bf00      	nop
 8008984:	bf00      	nop
 8008986:	3730      	adds	r7, #48	@ 0x30
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}
 800898c:	2000106c 	.word	0x2000106c

08008990 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008996:	e046      	b.n	8008a26 <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008998:	4b2c      	ldr	r3, [pc, #176]	@ (8008a4c <prvSwitchTimerLists+0xbc>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089a2:	4b2a      	ldr	r3, [pc, #168]	@ (8008a4c <prvSwitchTimerLists+0xbc>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	3304      	adds	r3, #4
 80089b0:	4618      	mov	r0, r3
 80089b2:	f7fd fb17 	bl	8005fe4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d12f      	bne.n	8008a26 <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	693a      	ldr	r2, [r7, #16]
 80089cc:	4413      	add	r3, r2
 80089ce:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d90e      	bls.n	80089f6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	68ba      	ldr	r2, [r7, #8]
 80089dc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089e4:	4b19      	ldr	r3, [pc, #100]	@ (8008a4c <prvSwitchTimerLists+0xbc>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	3304      	adds	r3, #4
 80089ec:	4619      	mov	r1, r3
 80089ee:	4610      	mov	r0, r2
 80089f0:	f7fd fac0 	bl	8005f74 <vListInsert>
 80089f4:	e017      	b.n	8008a26 <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80089f6:	2300      	movs	r3, #0
 80089f8:	9300      	str	r3, [sp, #0]
 80089fa:	2300      	movs	r3, #0
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	2100      	movs	r1, #0
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f7ff fd91 	bl	8008528 <xTimerGenericCommand>
 8008a06:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d10b      	bne.n	8008a26 <prvSwitchTimerLists+0x96>
	__asm volatile
 8008a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a12:	f383 8811 	msr	BASEPRI, r3
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	603b      	str	r3, [r7, #0]
}
 8008a20:	bf00      	nop
 8008a22:	bf00      	nop
 8008a24:	e7fd      	b.n	8008a22 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a26:	4b09      	ldr	r3, [pc, #36]	@ (8008a4c <prvSwitchTimerLists+0xbc>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d1b3      	bne.n	8008998 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a30:	4b06      	ldr	r3, [pc, #24]	@ (8008a4c <prvSwitchTimerLists+0xbc>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008a36:	4b06      	ldr	r3, [pc, #24]	@ (8008a50 <prvSwitchTimerLists+0xc0>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a04      	ldr	r2, [pc, #16]	@ (8008a4c <prvSwitchTimerLists+0xbc>)
 8008a3c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008a3e:	4a04      	ldr	r2, [pc, #16]	@ (8008a50 <prvSwitchTimerLists+0xc0>)
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	6013      	str	r3, [r2, #0]
}
 8008a44:	bf00      	nop
 8008a46:	3718      	adds	r7, #24
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	20001064 	.word	0x20001064
 8008a50:	20001068 	.word	0x20001068

08008a54 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008a5a:	f000 f96f 	bl	8008d3c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a5e:	4b15      	ldr	r3, [pc, #84]	@ (8008ab4 <prvCheckForValidListAndQueue+0x60>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d120      	bne.n	8008aa8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a66:	4814      	ldr	r0, [pc, #80]	@ (8008ab8 <prvCheckForValidListAndQueue+0x64>)
 8008a68:	f7fd fa36 	bl	8005ed8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a6c:	4813      	ldr	r0, [pc, #76]	@ (8008abc <prvCheckForValidListAndQueue+0x68>)
 8008a6e:	f7fd fa33 	bl	8005ed8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a72:	4b13      	ldr	r3, [pc, #76]	@ (8008ac0 <prvCheckForValidListAndQueue+0x6c>)
 8008a74:	4a10      	ldr	r2, [pc, #64]	@ (8008ab8 <prvCheckForValidListAndQueue+0x64>)
 8008a76:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008a78:	4b12      	ldr	r3, [pc, #72]	@ (8008ac4 <prvCheckForValidListAndQueue+0x70>)
 8008a7a:	4a10      	ldr	r2, [pc, #64]	@ (8008abc <prvCheckForValidListAndQueue+0x68>)
 8008a7c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008a7e:	2300      	movs	r3, #0
 8008a80:	9300      	str	r3, [sp, #0]
 8008a82:	4b11      	ldr	r3, [pc, #68]	@ (8008ac8 <prvCheckForValidListAndQueue+0x74>)
 8008a84:	4a11      	ldr	r2, [pc, #68]	@ (8008acc <prvCheckForValidListAndQueue+0x78>)
 8008a86:	2110      	movs	r1, #16
 8008a88:	200a      	movs	r0, #10
 8008a8a:	f7fd fb3f 	bl	800610c <xQueueGenericCreateStatic>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	4a08      	ldr	r2, [pc, #32]	@ (8008ab4 <prvCheckForValidListAndQueue+0x60>)
 8008a92:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008a94:	4b07      	ldr	r3, [pc, #28]	@ (8008ab4 <prvCheckForValidListAndQueue+0x60>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d005      	beq.n	8008aa8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008a9c:	4b05      	ldr	r3, [pc, #20]	@ (8008ab4 <prvCheckForValidListAndQueue+0x60>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	490b      	ldr	r1, [pc, #44]	@ (8008ad0 <prvCheckForValidListAndQueue+0x7c>)
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7fe fa6c 	bl	8006f80 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008aa8:	f000 f978 	bl	8008d9c <vPortExitCritical>
}
 8008aac:	bf00      	nop
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	2000106c 	.word	0x2000106c
 8008ab8:	2000103c 	.word	0x2000103c
 8008abc:	20001050 	.word	0x20001050
 8008ac0:	20001064 	.word	0x20001064
 8008ac4:	20001068 	.word	0x20001068
 8008ac8:	20001118 	.word	0x20001118
 8008acc:	20001078 	.word	0x20001078
 8008ad0:	0800dd48 	.word	0x0800dd48

08008ad4 <pvTimerGetTimerID>:
	return xTimerIsInActiveList;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10b      	bne.n	8008afe <pvTimerGetTimerID+0x2a>
	__asm volatile
 8008ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	60fb      	str	r3, [r7, #12]
}
 8008af8:	bf00      	nop
 8008afa:	bf00      	nop
 8008afc:	e7fd      	b.n	8008afa <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8008afe:	f000 f91d 	bl	8008d3c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	6a1b      	ldr	r3, [r3, #32]
 8008b06:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8008b08:	f000 f948 	bl	8008d9c <vPortExitCritical>

	return pvReturn;
 8008b0c:	693b      	ldr	r3, [r7, #16]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3718      	adds	r7, #24
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
	...

08008b18 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b08a      	sub	sp, #40	@ 0x28
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
 8008b24:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8008b26:	f06f 0301 	mvn.w	r3, #1
 8008b2a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008b38:	4b06      	ldr	r3, [pc, #24]	@ (8008b54 <xTimerPendFunctionCallFromISR+0x3c>)
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	f107 0114 	add.w	r1, r7, #20
 8008b40:	2300      	movs	r3, #0
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	f7fd fd30 	bl	80065a8 <xQueueGenericSendFromISR>
 8008b48:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3728      	adds	r7, #40	@ 0x28
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	2000106c 	.word	0x2000106c

08008b58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	3b04      	subs	r3, #4
 8008b68:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	3b04      	subs	r3, #4
 8008b76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	f023 0201 	bic.w	r2, r3, #1
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	3b04      	subs	r3, #4
 8008b86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b88:	4a08      	ldr	r2, [pc, #32]	@ (8008bac <pxPortInitialiseStack+0x54>)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	3b14      	subs	r3, #20
 8008b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	3b20      	subs	r3, #32
 8008b9e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3714      	adds	r7, #20
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bc80      	pop	{r7}
 8008baa:	4770      	bx	lr
 8008bac:	08008bb1 	.word	0x08008bb1

08008bb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b085      	sub	sp, #20
 8008bb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008bba:	4b12      	ldr	r3, [pc, #72]	@ (8008c04 <prvTaskExitError+0x54>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bc2:	d00b      	beq.n	8008bdc <prvTaskExitError+0x2c>
	__asm volatile
 8008bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc8:	f383 8811 	msr	BASEPRI, r3
 8008bcc:	f3bf 8f6f 	isb	sy
 8008bd0:	f3bf 8f4f 	dsb	sy
 8008bd4:	60fb      	str	r3, [r7, #12]
}
 8008bd6:	bf00      	nop
 8008bd8:	bf00      	nop
 8008bda:	e7fd      	b.n	8008bd8 <prvTaskExitError+0x28>
	__asm volatile
 8008bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be0:	f383 8811 	msr	BASEPRI, r3
 8008be4:	f3bf 8f6f 	isb	sy
 8008be8:	f3bf 8f4f 	dsb	sy
 8008bec:	60bb      	str	r3, [r7, #8]
}
 8008bee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008bf0:	bf00      	nop
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d0fc      	beq.n	8008bf2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008bf8:	bf00      	nop
 8008bfa:	bf00      	nop
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bc80      	pop	{r7}
 8008c02:	4770      	bx	lr
 8008c04:	20000014 	.word	0x20000014
	...

08008c10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c10:	4b07      	ldr	r3, [pc, #28]	@ (8008c30 <pxCurrentTCBConst2>)
 8008c12:	6819      	ldr	r1, [r3, #0]
 8008c14:	6808      	ldr	r0, [r1, #0]
 8008c16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c1a:	f380 8809 	msr	PSP, r0
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f04f 0000 	mov.w	r0, #0
 8008c26:	f380 8811 	msr	BASEPRI, r0
 8008c2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008c2e:	4770      	bx	lr

08008c30 <pxCurrentTCBConst2>:
 8008c30:	20000b3c 	.word	0x20000b3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c34:	bf00      	nop
 8008c36:	bf00      	nop

08008c38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008c38:	4806      	ldr	r0, [pc, #24]	@ (8008c54 <prvPortStartFirstTask+0x1c>)
 8008c3a:	6800      	ldr	r0, [r0, #0]
 8008c3c:	6800      	ldr	r0, [r0, #0]
 8008c3e:	f380 8808 	msr	MSP, r0
 8008c42:	b662      	cpsie	i
 8008c44:	b661      	cpsie	f
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	df00      	svc	0
 8008c50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c52:	bf00      	nop
 8008c54:	e000ed08 	.word	0xe000ed08

08008c58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c5e:	4b32      	ldr	r3, [pc, #200]	@ (8008d28 <xPortStartScheduler+0xd0>)
 8008c60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	22ff      	movs	r2, #255	@ 0xff
 8008c6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c78:	78fb      	ldrb	r3, [r7, #3]
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008c80:	b2da      	uxtb	r2, r3
 8008c82:	4b2a      	ldr	r3, [pc, #168]	@ (8008d2c <xPortStartScheduler+0xd4>)
 8008c84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c86:	4b2a      	ldr	r3, [pc, #168]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008c88:	2207      	movs	r2, #7
 8008c8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c8c:	e009      	b.n	8008ca2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008c8e:	4b28      	ldr	r3, [pc, #160]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3b01      	subs	r3, #1
 8008c94:	4a26      	ldr	r2, [pc, #152]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008c96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c98:	78fb      	ldrb	r3, [r7, #3]
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	005b      	lsls	r3, r3, #1
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ca2:	78fb      	ldrb	r3, [r7, #3]
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008caa:	2b80      	cmp	r3, #128	@ 0x80
 8008cac:	d0ef      	beq.n	8008c8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008cae:	4b20      	ldr	r3, [pc, #128]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f1c3 0307 	rsb	r3, r3, #7
 8008cb6:	2b04      	cmp	r3, #4
 8008cb8:	d00b      	beq.n	8008cd2 <xPortStartScheduler+0x7a>
	__asm volatile
 8008cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	60bb      	str	r3, [r7, #8]
}
 8008ccc:	bf00      	nop
 8008cce:	bf00      	nop
 8008cd0:	e7fd      	b.n	8008cce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008cd2:	4b17      	ldr	r3, [pc, #92]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	021b      	lsls	r3, r3, #8
 8008cd8:	4a15      	ldr	r2, [pc, #84]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008cda:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008cdc:	4b14      	ldr	r3, [pc, #80]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ce4:	4a12      	ldr	r2, [pc, #72]	@ (8008d30 <xPortStartScheduler+0xd8>)
 8008ce6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008cf0:	4b10      	ldr	r3, [pc, #64]	@ (8008d34 <xPortStartScheduler+0xdc>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a0f      	ldr	r2, [pc, #60]	@ (8008d34 <xPortStartScheduler+0xdc>)
 8008cf6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008cfa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008d34 <xPortStartScheduler+0xdc>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a0c      	ldr	r2, [pc, #48]	@ (8008d34 <xPortStartScheduler+0xdc>)
 8008d02:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008d06:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d08:	f000 f8b8 	bl	8008e7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d38 <xPortStartScheduler+0xe0>)
 8008d0e:	2200      	movs	r2, #0
 8008d10:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d12:	f7ff ff91 	bl	8008c38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d16:	f7fe fe03 	bl	8007920 <vTaskSwitchContext>
	prvTaskExitError();
 8008d1a:	f7ff ff49 	bl	8008bb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	e000e400 	.word	0xe000e400
 8008d2c:	20001168 	.word	0x20001168
 8008d30:	2000116c 	.word	0x2000116c
 8008d34:	e000ed20 	.word	0xe000ed20
 8008d38:	20000014 	.word	0x20000014

08008d3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
	__asm volatile
 8008d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d46:	f383 8811 	msr	BASEPRI, r3
 8008d4a:	f3bf 8f6f 	isb	sy
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	607b      	str	r3, [r7, #4]
}
 8008d54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d56:	4b0f      	ldr	r3, [pc, #60]	@ (8008d94 <vPortEnterCritical+0x58>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	4a0d      	ldr	r2, [pc, #52]	@ (8008d94 <vPortEnterCritical+0x58>)
 8008d5e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d60:	4b0c      	ldr	r3, [pc, #48]	@ (8008d94 <vPortEnterCritical+0x58>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d110      	bne.n	8008d8a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d68:	4b0b      	ldr	r3, [pc, #44]	@ (8008d98 <vPortEnterCritical+0x5c>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00b      	beq.n	8008d8a <vPortEnterCritical+0x4e>
	__asm volatile
 8008d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d76:	f383 8811 	msr	BASEPRI, r3
 8008d7a:	f3bf 8f6f 	isb	sy
 8008d7e:	f3bf 8f4f 	dsb	sy
 8008d82:	603b      	str	r3, [r7, #0]
}
 8008d84:	bf00      	nop
 8008d86:	bf00      	nop
 8008d88:	e7fd      	b.n	8008d86 <vPortEnterCritical+0x4a>
	}
}
 8008d8a:	bf00      	nop
 8008d8c:	370c      	adds	r7, #12
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bc80      	pop	{r7}
 8008d92:	4770      	bx	lr
 8008d94:	20000014 	.word	0x20000014
 8008d98:	e000ed04 	.word	0xe000ed04

08008d9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008da2:	4b12      	ldr	r3, [pc, #72]	@ (8008dec <vPortExitCritical+0x50>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d10b      	bne.n	8008dc2 <vPortExitCritical+0x26>
	__asm volatile
 8008daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dae:	f383 8811 	msr	BASEPRI, r3
 8008db2:	f3bf 8f6f 	isb	sy
 8008db6:	f3bf 8f4f 	dsb	sy
 8008dba:	607b      	str	r3, [r7, #4]
}
 8008dbc:	bf00      	nop
 8008dbe:	bf00      	nop
 8008dc0:	e7fd      	b.n	8008dbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8008dec <vPortExitCritical+0x50>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	3b01      	subs	r3, #1
 8008dc8:	4a08      	ldr	r2, [pc, #32]	@ (8008dec <vPortExitCritical+0x50>)
 8008dca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008dcc:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <vPortExitCritical+0x50>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d105      	bne.n	8008de0 <vPortExitCritical+0x44>
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	f383 8811 	msr	BASEPRI, r3
}
 8008dde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bc80      	pop	{r7}
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	20000014 	.word	0x20000014

08008df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008df0:	f3ef 8009 	mrs	r0, PSP
 8008df4:	f3bf 8f6f 	isb	sy
 8008df8:	4b0d      	ldr	r3, [pc, #52]	@ (8008e30 <pxCurrentTCBConst>)
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008e00:	6010      	str	r0, [r2, #0]
 8008e02:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008e06:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008e0a:	f380 8811 	msr	BASEPRI, r0
 8008e0e:	f7fe fd87 	bl	8007920 <vTaskSwitchContext>
 8008e12:	f04f 0000 	mov.w	r0, #0
 8008e16:	f380 8811 	msr	BASEPRI, r0
 8008e1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008e1e:	6819      	ldr	r1, [r3, #0]
 8008e20:	6808      	ldr	r0, [r1, #0]
 8008e22:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008e26:	f380 8809 	msr	PSP, r0
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	4770      	bx	lr

08008e30 <pxCurrentTCBConst>:
 8008e30:	20000b3c 	.word	0x20000b3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e34:	bf00      	nop
 8008e36:	bf00      	nop

08008e38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	607b      	str	r3, [r7, #4]
}
 8008e50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008e52:	f7fe fca5 	bl	80077a0 <xTaskIncrementTick>
 8008e56:	4603      	mov	r3, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d003      	beq.n	8008e64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e5c:	4b06      	ldr	r3, [pc, #24]	@ (8008e78 <SysTick_Handler+0x40>)
 8008e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e62:	601a      	str	r2, [r3, #0]
 8008e64:	2300      	movs	r3, #0
 8008e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	f383 8811 	msr	BASEPRI, r3
}
 8008e6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	e000ed04 	.word	0xe000ed04

08008e7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e80:	4b0a      	ldr	r3, [pc, #40]	@ (8008eac <vPortSetupTimerInterrupt+0x30>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e86:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb0 <vPortSetupTimerInterrupt+0x34>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e8c:	4b09      	ldr	r3, [pc, #36]	@ (8008eb4 <vPortSetupTimerInterrupt+0x38>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a09      	ldr	r2, [pc, #36]	@ (8008eb8 <vPortSetupTimerInterrupt+0x3c>)
 8008e92:	fba2 2303 	umull	r2, r3, r2, r3
 8008e96:	099b      	lsrs	r3, r3, #6
 8008e98:	4a08      	ldr	r2, [pc, #32]	@ (8008ebc <vPortSetupTimerInterrupt+0x40>)
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e9e:	4b03      	ldr	r3, [pc, #12]	@ (8008eac <vPortSetupTimerInterrupt+0x30>)
 8008ea0:	2207      	movs	r2, #7
 8008ea2:	601a      	str	r2, [r3, #0]
}
 8008ea4:	bf00      	nop
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bc80      	pop	{r7}
 8008eaa:	4770      	bx	lr
 8008eac:	e000e010 	.word	0xe000e010
 8008eb0:	e000e018 	.word	0xe000e018
 8008eb4:	20000000 	.word	0x20000000
 8008eb8:	10624dd3 	.word	0x10624dd3
 8008ebc:	e000e014 	.word	0xe000e014

08008ec0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008ec6:	f3ef 8305 	mrs	r3, IPSR
 8008eca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2b0f      	cmp	r3, #15
 8008ed0:	d915      	bls.n	8008efe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008ed2:	4a17      	ldr	r2, [pc, #92]	@ (8008f30 <vPortValidateInterruptPriority+0x70>)
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008edc:	4b15      	ldr	r3, [pc, #84]	@ (8008f34 <vPortValidateInterruptPriority+0x74>)
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	7afa      	ldrb	r2, [r7, #11]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d20b      	bcs.n	8008efe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eea:	f383 8811 	msr	BASEPRI, r3
 8008eee:	f3bf 8f6f 	isb	sy
 8008ef2:	f3bf 8f4f 	dsb	sy
 8008ef6:	607b      	str	r3, [r7, #4]
}
 8008ef8:	bf00      	nop
 8008efa:	bf00      	nop
 8008efc:	e7fd      	b.n	8008efa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008efe:	4b0e      	ldr	r3, [pc, #56]	@ (8008f38 <vPortValidateInterruptPriority+0x78>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f06:	4b0d      	ldr	r3, [pc, #52]	@ (8008f3c <vPortValidateInterruptPriority+0x7c>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d90b      	bls.n	8008f26 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f12:	f383 8811 	msr	BASEPRI, r3
 8008f16:	f3bf 8f6f 	isb	sy
 8008f1a:	f3bf 8f4f 	dsb	sy
 8008f1e:	603b      	str	r3, [r7, #0]
}
 8008f20:	bf00      	nop
 8008f22:	bf00      	nop
 8008f24:	e7fd      	b.n	8008f22 <vPortValidateInterruptPriority+0x62>
	}
 8008f26:	bf00      	nop
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bc80      	pop	{r7}
 8008f2e:	4770      	bx	lr
 8008f30:	e000e3f0 	.word	0xe000e3f0
 8008f34:	20001168 	.word	0x20001168
 8008f38:	e000ed0c 	.word	0xe000ed0c
 8008f3c:	2000116c 	.word	0x2000116c

08008f40 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b08a      	sub	sp, #40	@ 0x28
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f4c:	f7fe fb6e 	bl	800762c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f50:	4b5a      	ldr	r3, [pc, #360]	@ (80090bc <pvPortMalloc+0x17c>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d101      	bne.n	8008f5c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f58:	f000 f916 	bl	8009188 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f5c:	4b58      	ldr	r3, [pc, #352]	@ (80090c0 <pvPortMalloc+0x180>)
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4013      	ands	r3, r2
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f040 8090 	bne.w	800908a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d01e      	beq.n	8008fae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008f70:	2208      	movs	r2, #8
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4413      	add	r3, r2
 8008f76:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f003 0307 	and.w	r3, r3, #7
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d015      	beq.n	8008fae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f023 0307 	bic.w	r3, r3, #7
 8008f88:	3308      	adds	r3, #8
 8008f8a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f003 0307 	and.w	r3, r3, #7
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d00b      	beq.n	8008fae <pvPortMalloc+0x6e>
	__asm volatile
 8008f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9a:	f383 8811 	msr	BASEPRI, r3
 8008f9e:	f3bf 8f6f 	isb	sy
 8008fa2:	f3bf 8f4f 	dsb	sy
 8008fa6:	617b      	str	r3, [r7, #20]
}
 8008fa8:	bf00      	nop
 8008faa:	bf00      	nop
 8008fac:	e7fd      	b.n	8008faa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d06a      	beq.n	800908a <pvPortMalloc+0x14a>
 8008fb4:	4b43      	ldr	r3, [pc, #268]	@ (80090c4 <pvPortMalloc+0x184>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d865      	bhi.n	800908a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008fbe:	4b42      	ldr	r3, [pc, #264]	@ (80090c8 <pvPortMalloc+0x188>)
 8008fc0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008fc2:	4b41      	ldr	r3, [pc, #260]	@ (80090c8 <pvPortMalloc+0x188>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fc8:	e004      	b.n	8008fd4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fcc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d903      	bls.n	8008fe6 <pvPortMalloc+0xa6>
 8008fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1f1      	bne.n	8008fca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fe6:	4b35      	ldr	r3, [pc, #212]	@ (80090bc <pvPortMalloc+0x17c>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d04c      	beq.n	800908a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008ff0:	6a3b      	ldr	r3, [r7, #32]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2208      	movs	r2, #8
 8008ff6:	4413      	add	r3, r2
 8008ff8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	6a3b      	ldr	r3, [r7, #32]
 8009000:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009004:	685a      	ldr	r2, [r3, #4]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	1ad2      	subs	r2, r2, r3
 800900a:	2308      	movs	r3, #8
 800900c:	005b      	lsls	r3, r3, #1
 800900e:	429a      	cmp	r2, r3
 8009010:	d920      	bls.n	8009054 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	4413      	add	r3, r2
 8009018:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	f003 0307 	and.w	r3, r3, #7
 8009020:	2b00      	cmp	r3, #0
 8009022:	d00b      	beq.n	800903c <pvPortMalloc+0xfc>
	__asm volatile
 8009024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	613b      	str	r3, [r7, #16]
}
 8009036:	bf00      	nop
 8009038:	bf00      	nop
 800903a:	e7fd      	b.n	8009038 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800903c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903e:	685a      	ldr	r2, [r3, #4]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	1ad2      	subs	r2, r2, r3
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800904e:	69b8      	ldr	r0, [r7, #24]
 8009050:	f000 f8fc 	bl	800924c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009054:	4b1b      	ldr	r3, [pc, #108]	@ (80090c4 <pvPortMalloc+0x184>)
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	4a19      	ldr	r2, [pc, #100]	@ (80090c4 <pvPortMalloc+0x184>)
 8009060:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009062:	4b18      	ldr	r3, [pc, #96]	@ (80090c4 <pvPortMalloc+0x184>)
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	4b19      	ldr	r3, [pc, #100]	@ (80090cc <pvPortMalloc+0x18c>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	429a      	cmp	r2, r3
 800906c:	d203      	bcs.n	8009076 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800906e:	4b15      	ldr	r3, [pc, #84]	@ (80090c4 <pvPortMalloc+0x184>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a16      	ldr	r2, [pc, #88]	@ (80090cc <pvPortMalloc+0x18c>)
 8009074:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009078:	685a      	ldr	r2, [r3, #4]
 800907a:	4b11      	ldr	r3, [pc, #68]	@ (80090c0 <pvPortMalloc+0x180>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	431a      	orrs	r2, r3
 8009080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009082:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009086:	2200      	movs	r2, #0
 8009088:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800908a:	f7fe fadd 	bl	8007648 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	f003 0307 	and.w	r3, r3, #7
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00b      	beq.n	80090b0 <pvPortMalloc+0x170>
	__asm volatile
 8009098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800909c:	f383 8811 	msr	BASEPRI, r3
 80090a0:	f3bf 8f6f 	isb	sy
 80090a4:	f3bf 8f4f 	dsb	sy
 80090a8:	60fb      	str	r3, [r7, #12]
}
 80090aa:	bf00      	nop
 80090ac:	bf00      	nop
 80090ae:	e7fd      	b.n	80090ac <pvPortMalloc+0x16c>
	return pvReturn;
 80090b0:	69fb      	ldr	r3, [r7, #28]
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3728      	adds	r7, #40	@ 0x28
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop
 80090bc:	20001d78 	.word	0x20001d78
 80090c0:	20001d84 	.word	0x20001d84
 80090c4:	20001d7c 	.word	0x20001d7c
 80090c8:	20001d70 	.word	0x20001d70
 80090cc:	20001d80 	.word	0x20001d80

080090d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d04a      	beq.n	8009178 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80090e2:	2308      	movs	r3, #8
 80090e4:	425b      	negs	r3, r3
 80090e6:	697a      	ldr	r2, [r7, #20]
 80090e8:	4413      	add	r3, r2
 80090ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	685a      	ldr	r2, [r3, #4]
 80090f4:	4b22      	ldr	r3, [pc, #136]	@ (8009180 <vPortFree+0xb0>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4013      	ands	r3, r2
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d10b      	bne.n	8009116 <vPortFree+0x46>
	__asm volatile
 80090fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009102:	f383 8811 	msr	BASEPRI, r3
 8009106:	f3bf 8f6f 	isb	sy
 800910a:	f3bf 8f4f 	dsb	sy
 800910e:	60fb      	str	r3, [r7, #12]
}
 8009110:	bf00      	nop
 8009112:	bf00      	nop
 8009114:	e7fd      	b.n	8009112 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00b      	beq.n	8009136 <vPortFree+0x66>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	60bb      	str	r3, [r7, #8]
}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	e7fd      	b.n	8009132 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	685a      	ldr	r2, [r3, #4]
 800913a:	4b11      	ldr	r3, [pc, #68]	@ (8009180 <vPortFree+0xb0>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4013      	ands	r3, r2
 8009140:	2b00      	cmp	r3, #0
 8009142:	d019      	beq.n	8009178 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d115      	bne.n	8009178 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	685a      	ldr	r2, [r3, #4]
 8009150:	4b0b      	ldr	r3, [pc, #44]	@ (8009180 <vPortFree+0xb0>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	43db      	mvns	r3, r3
 8009156:	401a      	ands	r2, r3
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800915c:	f7fe fa66 	bl	800762c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	685a      	ldr	r2, [r3, #4]
 8009164:	4b07      	ldr	r3, [pc, #28]	@ (8009184 <vPortFree+0xb4>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4413      	add	r3, r2
 800916a:	4a06      	ldr	r2, [pc, #24]	@ (8009184 <vPortFree+0xb4>)
 800916c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800916e:	6938      	ldr	r0, [r7, #16]
 8009170:	f000 f86c 	bl	800924c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009174:	f7fe fa68 	bl	8007648 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009178:	bf00      	nop
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	20001d84 	.word	0x20001d84
 8009184:	20001d7c 	.word	0x20001d7c

08009188 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800918e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8009192:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009194:	4b27      	ldr	r3, [pc, #156]	@ (8009234 <prvHeapInit+0xac>)
 8009196:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f003 0307 	and.w	r3, r3, #7
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d00c      	beq.n	80091bc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	3307      	adds	r3, #7
 80091a6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f023 0307 	bic.w	r3, r3, #7
 80091ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80091b0:	68ba      	ldr	r2, [r7, #8]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	4a1f      	ldr	r2, [pc, #124]	@ (8009234 <prvHeapInit+0xac>)
 80091b8:	4413      	add	r3, r2
 80091ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091c0:	4a1d      	ldr	r2, [pc, #116]	@ (8009238 <prvHeapInit+0xb0>)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091c6:	4b1c      	ldr	r3, [pc, #112]	@ (8009238 <prvHeapInit+0xb0>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68ba      	ldr	r2, [r7, #8]
 80091d0:	4413      	add	r3, r2
 80091d2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091d4:	2208      	movs	r2, #8
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	1a9b      	subs	r3, r3, r2
 80091da:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f023 0307 	bic.w	r3, r3, #7
 80091e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	4a15      	ldr	r2, [pc, #84]	@ (800923c <prvHeapInit+0xb4>)
 80091e8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091ea:	4b14      	ldr	r3, [pc, #80]	@ (800923c <prvHeapInit+0xb4>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2200      	movs	r2, #0
 80091f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091f2:	4b12      	ldr	r3, [pc, #72]	@ (800923c <prvHeapInit+0xb4>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	2200      	movs	r2, #0
 80091f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	68fa      	ldr	r2, [r7, #12]
 8009202:	1ad2      	subs	r2, r2, r3
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009208:	4b0c      	ldr	r3, [pc, #48]	@ (800923c <prvHeapInit+0xb4>)
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	4a0a      	ldr	r2, [pc, #40]	@ (8009240 <prvHeapInit+0xb8>)
 8009216:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	4a09      	ldr	r2, [pc, #36]	@ (8009244 <prvHeapInit+0xbc>)
 800921e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009220:	4b09      	ldr	r3, [pc, #36]	@ (8009248 <prvHeapInit+0xc0>)
 8009222:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009226:	601a      	str	r2, [r3, #0]
}
 8009228:	bf00      	nop
 800922a:	3714      	adds	r7, #20
 800922c:	46bd      	mov	sp, r7
 800922e:	bc80      	pop	{r7}
 8009230:	4770      	bx	lr
 8009232:	bf00      	nop
 8009234:	20001170 	.word	0x20001170
 8009238:	20001d70 	.word	0x20001d70
 800923c:	20001d78 	.word	0x20001d78
 8009240:	20001d80 	.word	0x20001d80
 8009244:	20001d7c 	.word	0x20001d7c
 8009248:	20001d84 	.word	0x20001d84

0800924c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800924c:	b480      	push	{r7}
 800924e:	b085      	sub	sp, #20
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009254:	4b27      	ldr	r3, [pc, #156]	@ (80092f4 <prvInsertBlockIntoFreeList+0xa8>)
 8009256:	60fb      	str	r3, [r7, #12]
 8009258:	e002      	b.n	8009260 <prvInsertBlockIntoFreeList+0x14>
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	60fb      	str	r3, [r7, #12]
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	429a      	cmp	r2, r3
 8009268:	d8f7      	bhi.n	800925a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	4413      	add	r3, r2
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	429a      	cmp	r2, r3
 800927a:	d108      	bne.n	800928e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	685a      	ldr	r2, [r3, #4]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	685b      	ldr	r3, [r3, #4]
 8009284:	441a      	add	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	68ba      	ldr	r2, [r7, #8]
 8009298:	441a      	add	r2, r3
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d118      	bne.n	80092d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	4b14      	ldr	r3, [pc, #80]	@ (80092f8 <prvInsertBlockIntoFreeList+0xac>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d00d      	beq.n	80092ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	685a      	ldr	r2, [r3, #4]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	441a      	add	r2, r3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	601a      	str	r2, [r3, #0]
 80092c8:	e008      	b.n	80092dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092ca:	4b0b      	ldr	r3, [pc, #44]	@ (80092f8 <prvInsertBlockIntoFreeList+0xac>)
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	601a      	str	r2, [r3, #0]
 80092d2:	e003      	b.n	80092dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681a      	ldr	r2, [r3, #0]
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d002      	beq.n	80092ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092ea:	bf00      	nop
 80092ec:	3714      	adds	r7, #20
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bc80      	pop	{r7}
 80092f2:	4770      	bx	lr
 80092f4:	20001d70 	.word	0x20001d70
 80092f8:	20001d78 	.word	0x20001d78

080092fc <__itoa>:
 80092fc:	1e93      	subs	r3, r2, #2
 80092fe:	2b22      	cmp	r3, #34	@ 0x22
 8009300:	b510      	push	{r4, lr}
 8009302:	460c      	mov	r4, r1
 8009304:	d904      	bls.n	8009310 <__itoa+0x14>
 8009306:	2300      	movs	r3, #0
 8009308:	461c      	mov	r4, r3
 800930a:	700b      	strb	r3, [r1, #0]
 800930c:	4620      	mov	r0, r4
 800930e:	bd10      	pop	{r4, pc}
 8009310:	2a0a      	cmp	r2, #10
 8009312:	d109      	bne.n	8009328 <__itoa+0x2c>
 8009314:	2800      	cmp	r0, #0
 8009316:	da07      	bge.n	8009328 <__itoa+0x2c>
 8009318:	232d      	movs	r3, #45	@ 0x2d
 800931a:	700b      	strb	r3, [r1, #0]
 800931c:	2101      	movs	r1, #1
 800931e:	4240      	negs	r0, r0
 8009320:	4421      	add	r1, r4
 8009322:	f000 f805 	bl	8009330 <__utoa>
 8009326:	e7f1      	b.n	800930c <__itoa+0x10>
 8009328:	2100      	movs	r1, #0
 800932a:	e7f9      	b.n	8009320 <__itoa+0x24>

0800932c <itoa>:
 800932c:	f7ff bfe6 	b.w	80092fc <__itoa>

08009330 <__utoa>:
 8009330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009332:	b08b      	sub	sp, #44	@ 0x2c
 8009334:	4605      	mov	r5, r0
 8009336:	460b      	mov	r3, r1
 8009338:	466e      	mov	r6, sp
 800933a:	4c1d      	ldr	r4, [pc, #116]	@ (80093b0 <__utoa+0x80>)
 800933c:	f104 0c20 	add.w	ip, r4, #32
 8009340:	4637      	mov	r7, r6
 8009342:	6820      	ldr	r0, [r4, #0]
 8009344:	6861      	ldr	r1, [r4, #4]
 8009346:	3408      	adds	r4, #8
 8009348:	c703      	stmia	r7!, {r0, r1}
 800934a:	4564      	cmp	r4, ip
 800934c:	463e      	mov	r6, r7
 800934e:	d1f7      	bne.n	8009340 <__utoa+0x10>
 8009350:	7921      	ldrb	r1, [r4, #4]
 8009352:	6820      	ldr	r0, [r4, #0]
 8009354:	7139      	strb	r1, [r7, #4]
 8009356:	1e91      	subs	r1, r2, #2
 8009358:	2922      	cmp	r1, #34	@ 0x22
 800935a:	6038      	str	r0, [r7, #0]
 800935c:	f04f 0100 	mov.w	r1, #0
 8009360:	d904      	bls.n	800936c <__utoa+0x3c>
 8009362:	7019      	strb	r1, [r3, #0]
 8009364:	460b      	mov	r3, r1
 8009366:	4618      	mov	r0, r3
 8009368:	b00b      	add	sp, #44	@ 0x2c
 800936a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800936c:	1e58      	subs	r0, r3, #1
 800936e:	4684      	mov	ip, r0
 8009370:	fbb5 f7f2 	udiv	r7, r5, r2
 8009374:	fb02 5617 	mls	r6, r2, r7, r5
 8009378:	3628      	adds	r6, #40	@ 0x28
 800937a:	446e      	add	r6, sp
 800937c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8009380:	460c      	mov	r4, r1
 8009382:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8009386:	462e      	mov	r6, r5
 8009388:	42b2      	cmp	r2, r6
 800938a:	463d      	mov	r5, r7
 800938c:	f101 0101 	add.w	r1, r1, #1
 8009390:	d9ee      	bls.n	8009370 <__utoa+0x40>
 8009392:	2200      	movs	r2, #0
 8009394:	545a      	strb	r2, [r3, r1]
 8009396:	1919      	adds	r1, r3, r4
 8009398:	1aa5      	subs	r5, r4, r2
 800939a:	42aa      	cmp	r2, r5
 800939c:	dae3      	bge.n	8009366 <__utoa+0x36>
 800939e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80093a2:	780e      	ldrb	r6, [r1, #0]
 80093a4:	3201      	adds	r2, #1
 80093a6:	7006      	strb	r6, [r0, #0]
 80093a8:	f801 5901 	strb.w	r5, [r1], #-1
 80093ac:	e7f4      	b.n	8009398 <__utoa+0x68>
 80093ae:	bf00      	nop
 80093b0:	08011e18 	.word	0x08011e18

080093b4 <__cvt>:
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093ba:	461d      	mov	r5, r3
 80093bc:	bfbb      	ittet	lt
 80093be:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80093c2:	461d      	movlt	r5, r3
 80093c4:	2300      	movge	r3, #0
 80093c6:	232d      	movlt	r3, #45	@ 0x2d
 80093c8:	b088      	sub	sp, #32
 80093ca:	4614      	mov	r4, r2
 80093cc:	bfb8      	it	lt
 80093ce:	4614      	movlt	r4, r2
 80093d0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80093d2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80093d4:	7013      	strb	r3, [r2, #0]
 80093d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80093d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80093dc:	f023 0820 	bic.w	r8, r3, #32
 80093e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80093e4:	d005      	beq.n	80093f2 <__cvt+0x3e>
 80093e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80093ea:	d100      	bne.n	80093ee <__cvt+0x3a>
 80093ec:	3601      	adds	r6, #1
 80093ee:	2302      	movs	r3, #2
 80093f0:	e000      	b.n	80093f4 <__cvt+0x40>
 80093f2:	2303      	movs	r3, #3
 80093f4:	aa07      	add	r2, sp, #28
 80093f6:	9204      	str	r2, [sp, #16]
 80093f8:	aa06      	add	r2, sp, #24
 80093fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80093fe:	e9cd 3600 	strd	r3, r6, [sp]
 8009402:	4622      	mov	r2, r4
 8009404:	462b      	mov	r3, r5
 8009406:	f001 f9eb 	bl	800a7e0 <_dtoa_r>
 800940a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800940e:	4607      	mov	r7, r0
 8009410:	d119      	bne.n	8009446 <__cvt+0x92>
 8009412:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009414:	07db      	lsls	r3, r3, #31
 8009416:	d50e      	bpl.n	8009436 <__cvt+0x82>
 8009418:	eb00 0906 	add.w	r9, r0, r6
 800941c:	2200      	movs	r2, #0
 800941e:	2300      	movs	r3, #0
 8009420:	4620      	mov	r0, r4
 8009422:	4629      	mov	r1, r5
 8009424:	f7f7 fac0 	bl	80009a8 <__aeabi_dcmpeq>
 8009428:	b108      	cbz	r0, 800942e <__cvt+0x7a>
 800942a:	f8cd 901c 	str.w	r9, [sp, #28]
 800942e:	2230      	movs	r2, #48	@ 0x30
 8009430:	9b07      	ldr	r3, [sp, #28]
 8009432:	454b      	cmp	r3, r9
 8009434:	d31e      	bcc.n	8009474 <__cvt+0xc0>
 8009436:	4638      	mov	r0, r7
 8009438:	9b07      	ldr	r3, [sp, #28]
 800943a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800943c:	1bdb      	subs	r3, r3, r7
 800943e:	6013      	str	r3, [r2, #0]
 8009440:	b008      	add	sp, #32
 8009442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009446:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800944a:	eb00 0906 	add.w	r9, r0, r6
 800944e:	d1e5      	bne.n	800941c <__cvt+0x68>
 8009450:	7803      	ldrb	r3, [r0, #0]
 8009452:	2b30      	cmp	r3, #48	@ 0x30
 8009454:	d10a      	bne.n	800946c <__cvt+0xb8>
 8009456:	2200      	movs	r2, #0
 8009458:	2300      	movs	r3, #0
 800945a:	4620      	mov	r0, r4
 800945c:	4629      	mov	r1, r5
 800945e:	f7f7 faa3 	bl	80009a8 <__aeabi_dcmpeq>
 8009462:	b918      	cbnz	r0, 800946c <__cvt+0xb8>
 8009464:	f1c6 0601 	rsb	r6, r6, #1
 8009468:	f8ca 6000 	str.w	r6, [sl]
 800946c:	f8da 3000 	ldr.w	r3, [sl]
 8009470:	4499      	add	r9, r3
 8009472:	e7d3      	b.n	800941c <__cvt+0x68>
 8009474:	1c59      	adds	r1, r3, #1
 8009476:	9107      	str	r1, [sp, #28]
 8009478:	701a      	strb	r2, [r3, #0]
 800947a:	e7d9      	b.n	8009430 <__cvt+0x7c>

0800947c <__exponent>:
 800947c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800947e:	2900      	cmp	r1, #0
 8009480:	bfb6      	itet	lt
 8009482:	232d      	movlt	r3, #45	@ 0x2d
 8009484:	232b      	movge	r3, #43	@ 0x2b
 8009486:	4249      	neglt	r1, r1
 8009488:	2909      	cmp	r1, #9
 800948a:	7002      	strb	r2, [r0, #0]
 800948c:	7043      	strb	r3, [r0, #1]
 800948e:	dd29      	ble.n	80094e4 <__exponent+0x68>
 8009490:	f10d 0307 	add.w	r3, sp, #7
 8009494:	461d      	mov	r5, r3
 8009496:	270a      	movs	r7, #10
 8009498:	fbb1 f6f7 	udiv	r6, r1, r7
 800949c:	461a      	mov	r2, r3
 800949e:	fb07 1416 	mls	r4, r7, r6, r1
 80094a2:	3430      	adds	r4, #48	@ 0x30
 80094a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80094a8:	460c      	mov	r4, r1
 80094aa:	2c63      	cmp	r4, #99	@ 0x63
 80094ac:	4631      	mov	r1, r6
 80094ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80094b2:	dcf1      	bgt.n	8009498 <__exponent+0x1c>
 80094b4:	3130      	adds	r1, #48	@ 0x30
 80094b6:	1e94      	subs	r4, r2, #2
 80094b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80094bc:	4623      	mov	r3, r4
 80094be:	1c41      	adds	r1, r0, #1
 80094c0:	42ab      	cmp	r3, r5
 80094c2:	d30a      	bcc.n	80094da <__exponent+0x5e>
 80094c4:	f10d 0309 	add.w	r3, sp, #9
 80094c8:	1a9b      	subs	r3, r3, r2
 80094ca:	42ac      	cmp	r4, r5
 80094cc:	bf88      	it	hi
 80094ce:	2300      	movhi	r3, #0
 80094d0:	3302      	adds	r3, #2
 80094d2:	4403      	add	r3, r0
 80094d4:	1a18      	subs	r0, r3, r0
 80094d6:	b003      	add	sp, #12
 80094d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80094de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80094e2:	e7ed      	b.n	80094c0 <__exponent+0x44>
 80094e4:	2330      	movs	r3, #48	@ 0x30
 80094e6:	3130      	adds	r1, #48	@ 0x30
 80094e8:	7083      	strb	r3, [r0, #2]
 80094ea:	70c1      	strb	r1, [r0, #3]
 80094ec:	1d03      	adds	r3, r0, #4
 80094ee:	e7f1      	b.n	80094d4 <__exponent+0x58>

080094f0 <_printf_float>:
 80094f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f4:	b091      	sub	sp, #68	@ 0x44
 80094f6:	460c      	mov	r4, r1
 80094f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80094fc:	4616      	mov	r6, r2
 80094fe:	461f      	mov	r7, r3
 8009500:	4605      	mov	r5, r0
 8009502:	f000 fff5 	bl	800a4f0 <_localeconv_r>
 8009506:	6803      	ldr	r3, [r0, #0]
 8009508:	4618      	mov	r0, r3
 800950a:	9308      	str	r3, [sp, #32]
 800950c:	f7f6 fe20 	bl	8000150 <strlen>
 8009510:	2300      	movs	r3, #0
 8009512:	930e      	str	r3, [sp, #56]	@ 0x38
 8009514:	f8d8 3000 	ldr.w	r3, [r8]
 8009518:	9009      	str	r0, [sp, #36]	@ 0x24
 800951a:	3307      	adds	r3, #7
 800951c:	f023 0307 	bic.w	r3, r3, #7
 8009520:	f103 0208 	add.w	r2, r3, #8
 8009524:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009528:	f8d4 b000 	ldr.w	fp, [r4]
 800952c:	f8c8 2000 	str.w	r2, [r8]
 8009530:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009534:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009538:	930b      	str	r3, [sp, #44]	@ 0x2c
 800953a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800953e:	f04f 32ff 	mov.w	r2, #4294967295
 8009542:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009546:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800954a:	4b9c      	ldr	r3, [pc, #624]	@ (80097bc <_printf_float+0x2cc>)
 800954c:	f7f7 fa5e 	bl	8000a0c <__aeabi_dcmpun>
 8009550:	bb70      	cbnz	r0, 80095b0 <_printf_float+0xc0>
 8009552:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009556:	f04f 32ff 	mov.w	r2, #4294967295
 800955a:	4b98      	ldr	r3, [pc, #608]	@ (80097bc <_printf_float+0x2cc>)
 800955c:	f7f7 fa38 	bl	80009d0 <__aeabi_dcmple>
 8009560:	bb30      	cbnz	r0, 80095b0 <_printf_float+0xc0>
 8009562:	2200      	movs	r2, #0
 8009564:	2300      	movs	r3, #0
 8009566:	4640      	mov	r0, r8
 8009568:	4649      	mov	r1, r9
 800956a:	f7f7 fa27 	bl	80009bc <__aeabi_dcmplt>
 800956e:	b110      	cbz	r0, 8009576 <_printf_float+0x86>
 8009570:	232d      	movs	r3, #45	@ 0x2d
 8009572:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009576:	4a92      	ldr	r2, [pc, #584]	@ (80097c0 <_printf_float+0x2d0>)
 8009578:	4b92      	ldr	r3, [pc, #584]	@ (80097c4 <_printf_float+0x2d4>)
 800957a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800957e:	bf94      	ite	ls
 8009580:	4690      	movls	r8, r2
 8009582:	4698      	movhi	r8, r3
 8009584:	2303      	movs	r3, #3
 8009586:	f04f 0900 	mov.w	r9, #0
 800958a:	6123      	str	r3, [r4, #16]
 800958c:	f02b 0304 	bic.w	r3, fp, #4
 8009590:	6023      	str	r3, [r4, #0]
 8009592:	4633      	mov	r3, r6
 8009594:	4621      	mov	r1, r4
 8009596:	4628      	mov	r0, r5
 8009598:	9700      	str	r7, [sp, #0]
 800959a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800959c:	f000 f9d4 	bl	8009948 <_printf_common>
 80095a0:	3001      	adds	r0, #1
 80095a2:	f040 8090 	bne.w	80096c6 <_printf_float+0x1d6>
 80095a6:	f04f 30ff 	mov.w	r0, #4294967295
 80095aa:	b011      	add	sp, #68	@ 0x44
 80095ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b0:	4642      	mov	r2, r8
 80095b2:	464b      	mov	r3, r9
 80095b4:	4640      	mov	r0, r8
 80095b6:	4649      	mov	r1, r9
 80095b8:	f7f7 fa28 	bl	8000a0c <__aeabi_dcmpun>
 80095bc:	b148      	cbz	r0, 80095d2 <_printf_float+0xe2>
 80095be:	464b      	mov	r3, r9
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	bfb8      	it	lt
 80095c4:	232d      	movlt	r3, #45	@ 0x2d
 80095c6:	4a80      	ldr	r2, [pc, #512]	@ (80097c8 <_printf_float+0x2d8>)
 80095c8:	bfb8      	it	lt
 80095ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80095ce:	4b7f      	ldr	r3, [pc, #508]	@ (80097cc <_printf_float+0x2dc>)
 80095d0:	e7d3      	b.n	800957a <_printf_float+0x8a>
 80095d2:	6863      	ldr	r3, [r4, #4]
 80095d4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80095d8:	1c5a      	adds	r2, r3, #1
 80095da:	d13f      	bne.n	800965c <_printf_float+0x16c>
 80095dc:	2306      	movs	r3, #6
 80095de:	6063      	str	r3, [r4, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80095e6:	6023      	str	r3, [r4, #0]
 80095e8:	9206      	str	r2, [sp, #24]
 80095ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80095ec:	e9cd a204 	strd	sl, r2, [sp, #16]
 80095f0:	aa0d      	add	r2, sp, #52	@ 0x34
 80095f2:	9203      	str	r2, [sp, #12]
 80095f4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80095f8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80095fc:	6863      	ldr	r3, [r4, #4]
 80095fe:	4642      	mov	r2, r8
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	4628      	mov	r0, r5
 8009604:	464b      	mov	r3, r9
 8009606:	910a      	str	r1, [sp, #40]	@ 0x28
 8009608:	f7ff fed4 	bl	80093b4 <__cvt>
 800960c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800960e:	4680      	mov	r8, r0
 8009610:	2947      	cmp	r1, #71	@ 0x47
 8009612:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009614:	d128      	bne.n	8009668 <_printf_float+0x178>
 8009616:	1cc8      	adds	r0, r1, #3
 8009618:	db02      	blt.n	8009620 <_printf_float+0x130>
 800961a:	6863      	ldr	r3, [r4, #4]
 800961c:	4299      	cmp	r1, r3
 800961e:	dd40      	ble.n	80096a2 <_printf_float+0x1b2>
 8009620:	f1aa 0a02 	sub.w	sl, sl, #2
 8009624:	fa5f fa8a 	uxtb.w	sl, sl
 8009628:	4652      	mov	r2, sl
 800962a:	3901      	subs	r1, #1
 800962c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009630:	910d      	str	r1, [sp, #52]	@ 0x34
 8009632:	f7ff ff23 	bl	800947c <__exponent>
 8009636:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009638:	4681      	mov	r9, r0
 800963a:	1813      	adds	r3, r2, r0
 800963c:	2a01      	cmp	r2, #1
 800963e:	6123      	str	r3, [r4, #16]
 8009640:	dc02      	bgt.n	8009648 <_printf_float+0x158>
 8009642:	6822      	ldr	r2, [r4, #0]
 8009644:	07d2      	lsls	r2, r2, #31
 8009646:	d501      	bpl.n	800964c <_printf_float+0x15c>
 8009648:	3301      	adds	r3, #1
 800964a:	6123      	str	r3, [r4, #16]
 800964c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009650:	2b00      	cmp	r3, #0
 8009652:	d09e      	beq.n	8009592 <_printf_float+0xa2>
 8009654:	232d      	movs	r3, #45	@ 0x2d
 8009656:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800965a:	e79a      	b.n	8009592 <_printf_float+0xa2>
 800965c:	2947      	cmp	r1, #71	@ 0x47
 800965e:	d1bf      	bne.n	80095e0 <_printf_float+0xf0>
 8009660:	2b00      	cmp	r3, #0
 8009662:	d1bd      	bne.n	80095e0 <_printf_float+0xf0>
 8009664:	2301      	movs	r3, #1
 8009666:	e7ba      	b.n	80095de <_printf_float+0xee>
 8009668:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800966c:	d9dc      	bls.n	8009628 <_printf_float+0x138>
 800966e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009672:	d118      	bne.n	80096a6 <_printf_float+0x1b6>
 8009674:	2900      	cmp	r1, #0
 8009676:	6863      	ldr	r3, [r4, #4]
 8009678:	dd0b      	ble.n	8009692 <_printf_float+0x1a2>
 800967a:	6121      	str	r1, [r4, #16]
 800967c:	b913      	cbnz	r3, 8009684 <_printf_float+0x194>
 800967e:	6822      	ldr	r2, [r4, #0]
 8009680:	07d0      	lsls	r0, r2, #31
 8009682:	d502      	bpl.n	800968a <_printf_float+0x19a>
 8009684:	3301      	adds	r3, #1
 8009686:	440b      	add	r3, r1
 8009688:	6123      	str	r3, [r4, #16]
 800968a:	f04f 0900 	mov.w	r9, #0
 800968e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009690:	e7dc      	b.n	800964c <_printf_float+0x15c>
 8009692:	b913      	cbnz	r3, 800969a <_printf_float+0x1aa>
 8009694:	6822      	ldr	r2, [r4, #0]
 8009696:	07d2      	lsls	r2, r2, #31
 8009698:	d501      	bpl.n	800969e <_printf_float+0x1ae>
 800969a:	3302      	adds	r3, #2
 800969c:	e7f4      	b.n	8009688 <_printf_float+0x198>
 800969e:	2301      	movs	r3, #1
 80096a0:	e7f2      	b.n	8009688 <_printf_float+0x198>
 80096a2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80096a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096a8:	4299      	cmp	r1, r3
 80096aa:	db05      	blt.n	80096b8 <_printf_float+0x1c8>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	6121      	str	r1, [r4, #16]
 80096b0:	07d8      	lsls	r0, r3, #31
 80096b2:	d5ea      	bpl.n	800968a <_printf_float+0x19a>
 80096b4:	1c4b      	adds	r3, r1, #1
 80096b6:	e7e7      	b.n	8009688 <_printf_float+0x198>
 80096b8:	2900      	cmp	r1, #0
 80096ba:	bfcc      	ite	gt
 80096bc:	2201      	movgt	r2, #1
 80096be:	f1c1 0202 	rsble	r2, r1, #2
 80096c2:	4413      	add	r3, r2
 80096c4:	e7e0      	b.n	8009688 <_printf_float+0x198>
 80096c6:	6823      	ldr	r3, [r4, #0]
 80096c8:	055a      	lsls	r2, r3, #21
 80096ca:	d407      	bmi.n	80096dc <_printf_float+0x1ec>
 80096cc:	6923      	ldr	r3, [r4, #16]
 80096ce:	4642      	mov	r2, r8
 80096d0:	4631      	mov	r1, r6
 80096d2:	4628      	mov	r0, r5
 80096d4:	47b8      	blx	r7
 80096d6:	3001      	adds	r0, #1
 80096d8:	d12b      	bne.n	8009732 <_printf_float+0x242>
 80096da:	e764      	b.n	80095a6 <_printf_float+0xb6>
 80096dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80096e0:	f240 80dc 	bls.w	800989c <_printf_float+0x3ac>
 80096e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80096e8:	2200      	movs	r2, #0
 80096ea:	2300      	movs	r3, #0
 80096ec:	f7f7 f95c 	bl	80009a8 <__aeabi_dcmpeq>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d033      	beq.n	800975c <_printf_float+0x26c>
 80096f4:	2301      	movs	r3, #1
 80096f6:	4631      	mov	r1, r6
 80096f8:	4628      	mov	r0, r5
 80096fa:	4a35      	ldr	r2, [pc, #212]	@ (80097d0 <_printf_float+0x2e0>)
 80096fc:	47b8      	blx	r7
 80096fe:	3001      	adds	r0, #1
 8009700:	f43f af51 	beq.w	80095a6 <_printf_float+0xb6>
 8009704:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009708:	4543      	cmp	r3, r8
 800970a:	db02      	blt.n	8009712 <_printf_float+0x222>
 800970c:	6823      	ldr	r3, [r4, #0]
 800970e:	07d8      	lsls	r0, r3, #31
 8009710:	d50f      	bpl.n	8009732 <_printf_float+0x242>
 8009712:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009716:	4631      	mov	r1, r6
 8009718:	4628      	mov	r0, r5
 800971a:	47b8      	blx	r7
 800971c:	3001      	adds	r0, #1
 800971e:	f43f af42 	beq.w	80095a6 <_printf_float+0xb6>
 8009722:	f04f 0900 	mov.w	r9, #0
 8009726:	f108 38ff 	add.w	r8, r8, #4294967295
 800972a:	f104 0a1a 	add.w	sl, r4, #26
 800972e:	45c8      	cmp	r8, r9
 8009730:	dc09      	bgt.n	8009746 <_printf_float+0x256>
 8009732:	6823      	ldr	r3, [r4, #0]
 8009734:	079b      	lsls	r3, r3, #30
 8009736:	f100 8102 	bmi.w	800993e <_printf_float+0x44e>
 800973a:	68e0      	ldr	r0, [r4, #12]
 800973c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800973e:	4298      	cmp	r0, r3
 8009740:	bfb8      	it	lt
 8009742:	4618      	movlt	r0, r3
 8009744:	e731      	b.n	80095aa <_printf_float+0xba>
 8009746:	2301      	movs	r3, #1
 8009748:	4652      	mov	r2, sl
 800974a:	4631      	mov	r1, r6
 800974c:	4628      	mov	r0, r5
 800974e:	47b8      	blx	r7
 8009750:	3001      	adds	r0, #1
 8009752:	f43f af28 	beq.w	80095a6 <_printf_float+0xb6>
 8009756:	f109 0901 	add.w	r9, r9, #1
 800975a:	e7e8      	b.n	800972e <_printf_float+0x23e>
 800975c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800975e:	2b00      	cmp	r3, #0
 8009760:	dc38      	bgt.n	80097d4 <_printf_float+0x2e4>
 8009762:	2301      	movs	r3, #1
 8009764:	4631      	mov	r1, r6
 8009766:	4628      	mov	r0, r5
 8009768:	4a19      	ldr	r2, [pc, #100]	@ (80097d0 <_printf_float+0x2e0>)
 800976a:	47b8      	blx	r7
 800976c:	3001      	adds	r0, #1
 800976e:	f43f af1a 	beq.w	80095a6 <_printf_float+0xb6>
 8009772:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009776:	ea59 0303 	orrs.w	r3, r9, r3
 800977a:	d102      	bne.n	8009782 <_printf_float+0x292>
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	07d9      	lsls	r1, r3, #31
 8009780:	d5d7      	bpl.n	8009732 <_printf_float+0x242>
 8009782:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009786:	4631      	mov	r1, r6
 8009788:	4628      	mov	r0, r5
 800978a:	47b8      	blx	r7
 800978c:	3001      	adds	r0, #1
 800978e:	f43f af0a 	beq.w	80095a6 <_printf_float+0xb6>
 8009792:	f04f 0a00 	mov.w	sl, #0
 8009796:	f104 0b1a 	add.w	fp, r4, #26
 800979a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800979c:	425b      	negs	r3, r3
 800979e:	4553      	cmp	r3, sl
 80097a0:	dc01      	bgt.n	80097a6 <_printf_float+0x2b6>
 80097a2:	464b      	mov	r3, r9
 80097a4:	e793      	b.n	80096ce <_printf_float+0x1de>
 80097a6:	2301      	movs	r3, #1
 80097a8:	465a      	mov	r2, fp
 80097aa:	4631      	mov	r1, r6
 80097ac:	4628      	mov	r0, r5
 80097ae:	47b8      	blx	r7
 80097b0:	3001      	adds	r0, #1
 80097b2:	f43f aef8 	beq.w	80095a6 <_printf_float+0xb6>
 80097b6:	f10a 0a01 	add.w	sl, sl, #1
 80097ba:	e7ee      	b.n	800979a <_printf_float+0x2aa>
 80097bc:	7fefffff 	.word	0x7fefffff
 80097c0:	08011e3d 	.word	0x08011e3d
 80097c4:	08011e41 	.word	0x08011e41
 80097c8:	08011e45 	.word	0x08011e45
 80097cc:	08011e49 	.word	0x08011e49
 80097d0:	08011e4d 	.word	0x08011e4d
 80097d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80097d6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80097da:	4553      	cmp	r3, sl
 80097dc:	bfa8      	it	ge
 80097de:	4653      	movge	r3, sl
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	4699      	mov	r9, r3
 80097e4:	dc36      	bgt.n	8009854 <_printf_float+0x364>
 80097e6:	f04f 0b00 	mov.w	fp, #0
 80097ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097ee:	f104 021a 	add.w	r2, r4, #26
 80097f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80097f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80097f6:	eba3 0309 	sub.w	r3, r3, r9
 80097fa:	455b      	cmp	r3, fp
 80097fc:	dc31      	bgt.n	8009862 <_printf_float+0x372>
 80097fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009800:	459a      	cmp	sl, r3
 8009802:	dc3a      	bgt.n	800987a <_printf_float+0x38a>
 8009804:	6823      	ldr	r3, [r4, #0]
 8009806:	07da      	lsls	r2, r3, #31
 8009808:	d437      	bmi.n	800987a <_printf_float+0x38a>
 800980a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800980c:	ebaa 0903 	sub.w	r9, sl, r3
 8009810:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009812:	ebaa 0303 	sub.w	r3, sl, r3
 8009816:	4599      	cmp	r9, r3
 8009818:	bfa8      	it	ge
 800981a:	4699      	movge	r9, r3
 800981c:	f1b9 0f00 	cmp.w	r9, #0
 8009820:	dc33      	bgt.n	800988a <_printf_float+0x39a>
 8009822:	f04f 0800 	mov.w	r8, #0
 8009826:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800982a:	f104 0b1a 	add.w	fp, r4, #26
 800982e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009830:	ebaa 0303 	sub.w	r3, sl, r3
 8009834:	eba3 0309 	sub.w	r3, r3, r9
 8009838:	4543      	cmp	r3, r8
 800983a:	f77f af7a 	ble.w	8009732 <_printf_float+0x242>
 800983e:	2301      	movs	r3, #1
 8009840:	465a      	mov	r2, fp
 8009842:	4631      	mov	r1, r6
 8009844:	4628      	mov	r0, r5
 8009846:	47b8      	blx	r7
 8009848:	3001      	adds	r0, #1
 800984a:	f43f aeac 	beq.w	80095a6 <_printf_float+0xb6>
 800984e:	f108 0801 	add.w	r8, r8, #1
 8009852:	e7ec      	b.n	800982e <_printf_float+0x33e>
 8009854:	4642      	mov	r2, r8
 8009856:	4631      	mov	r1, r6
 8009858:	4628      	mov	r0, r5
 800985a:	47b8      	blx	r7
 800985c:	3001      	adds	r0, #1
 800985e:	d1c2      	bne.n	80097e6 <_printf_float+0x2f6>
 8009860:	e6a1      	b.n	80095a6 <_printf_float+0xb6>
 8009862:	2301      	movs	r3, #1
 8009864:	4631      	mov	r1, r6
 8009866:	4628      	mov	r0, r5
 8009868:	920a      	str	r2, [sp, #40]	@ 0x28
 800986a:	47b8      	blx	r7
 800986c:	3001      	adds	r0, #1
 800986e:	f43f ae9a 	beq.w	80095a6 <_printf_float+0xb6>
 8009872:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009874:	f10b 0b01 	add.w	fp, fp, #1
 8009878:	e7bb      	b.n	80097f2 <_printf_float+0x302>
 800987a:	4631      	mov	r1, r6
 800987c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009880:	4628      	mov	r0, r5
 8009882:	47b8      	blx	r7
 8009884:	3001      	adds	r0, #1
 8009886:	d1c0      	bne.n	800980a <_printf_float+0x31a>
 8009888:	e68d      	b.n	80095a6 <_printf_float+0xb6>
 800988a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800988c:	464b      	mov	r3, r9
 800988e:	4631      	mov	r1, r6
 8009890:	4628      	mov	r0, r5
 8009892:	4442      	add	r2, r8
 8009894:	47b8      	blx	r7
 8009896:	3001      	adds	r0, #1
 8009898:	d1c3      	bne.n	8009822 <_printf_float+0x332>
 800989a:	e684      	b.n	80095a6 <_printf_float+0xb6>
 800989c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80098a0:	f1ba 0f01 	cmp.w	sl, #1
 80098a4:	dc01      	bgt.n	80098aa <_printf_float+0x3ba>
 80098a6:	07db      	lsls	r3, r3, #31
 80098a8:	d536      	bpl.n	8009918 <_printf_float+0x428>
 80098aa:	2301      	movs	r3, #1
 80098ac:	4642      	mov	r2, r8
 80098ae:	4631      	mov	r1, r6
 80098b0:	4628      	mov	r0, r5
 80098b2:	47b8      	blx	r7
 80098b4:	3001      	adds	r0, #1
 80098b6:	f43f ae76 	beq.w	80095a6 <_printf_float+0xb6>
 80098ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098be:	4631      	mov	r1, r6
 80098c0:	4628      	mov	r0, r5
 80098c2:	47b8      	blx	r7
 80098c4:	3001      	adds	r0, #1
 80098c6:	f43f ae6e 	beq.w	80095a6 <_printf_float+0xb6>
 80098ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80098ce:	2200      	movs	r2, #0
 80098d0:	2300      	movs	r3, #0
 80098d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098d6:	f7f7 f867 	bl	80009a8 <__aeabi_dcmpeq>
 80098da:	b9c0      	cbnz	r0, 800990e <_printf_float+0x41e>
 80098dc:	4653      	mov	r3, sl
 80098de:	f108 0201 	add.w	r2, r8, #1
 80098e2:	4631      	mov	r1, r6
 80098e4:	4628      	mov	r0, r5
 80098e6:	47b8      	blx	r7
 80098e8:	3001      	adds	r0, #1
 80098ea:	d10c      	bne.n	8009906 <_printf_float+0x416>
 80098ec:	e65b      	b.n	80095a6 <_printf_float+0xb6>
 80098ee:	2301      	movs	r3, #1
 80098f0:	465a      	mov	r2, fp
 80098f2:	4631      	mov	r1, r6
 80098f4:	4628      	mov	r0, r5
 80098f6:	47b8      	blx	r7
 80098f8:	3001      	adds	r0, #1
 80098fa:	f43f ae54 	beq.w	80095a6 <_printf_float+0xb6>
 80098fe:	f108 0801 	add.w	r8, r8, #1
 8009902:	45d0      	cmp	r8, sl
 8009904:	dbf3      	blt.n	80098ee <_printf_float+0x3fe>
 8009906:	464b      	mov	r3, r9
 8009908:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800990c:	e6e0      	b.n	80096d0 <_printf_float+0x1e0>
 800990e:	f04f 0800 	mov.w	r8, #0
 8009912:	f104 0b1a 	add.w	fp, r4, #26
 8009916:	e7f4      	b.n	8009902 <_printf_float+0x412>
 8009918:	2301      	movs	r3, #1
 800991a:	4642      	mov	r2, r8
 800991c:	e7e1      	b.n	80098e2 <_printf_float+0x3f2>
 800991e:	2301      	movs	r3, #1
 8009920:	464a      	mov	r2, r9
 8009922:	4631      	mov	r1, r6
 8009924:	4628      	mov	r0, r5
 8009926:	47b8      	blx	r7
 8009928:	3001      	adds	r0, #1
 800992a:	f43f ae3c 	beq.w	80095a6 <_printf_float+0xb6>
 800992e:	f108 0801 	add.w	r8, r8, #1
 8009932:	68e3      	ldr	r3, [r4, #12]
 8009934:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009936:	1a5b      	subs	r3, r3, r1
 8009938:	4543      	cmp	r3, r8
 800993a:	dcf0      	bgt.n	800991e <_printf_float+0x42e>
 800993c:	e6fd      	b.n	800973a <_printf_float+0x24a>
 800993e:	f04f 0800 	mov.w	r8, #0
 8009942:	f104 0919 	add.w	r9, r4, #25
 8009946:	e7f4      	b.n	8009932 <_printf_float+0x442>

08009948 <_printf_common>:
 8009948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800994c:	4616      	mov	r6, r2
 800994e:	4698      	mov	r8, r3
 8009950:	688a      	ldr	r2, [r1, #8]
 8009952:	690b      	ldr	r3, [r1, #16]
 8009954:	4607      	mov	r7, r0
 8009956:	4293      	cmp	r3, r2
 8009958:	bfb8      	it	lt
 800995a:	4613      	movlt	r3, r2
 800995c:	6033      	str	r3, [r6, #0]
 800995e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009962:	460c      	mov	r4, r1
 8009964:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009968:	b10a      	cbz	r2, 800996e <_printf_common+0x26>
 800996a:	3301      	adds	r3, #1
 800996c:	6033      	str	r3, [r6, #0]
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	0699      	lsls	r1, r3, #26
 8009972:	bf42      	ittt	mi
 8009974:	6833      	ldrmi	r3, [r6, #0]
 8009976:	3302      	addmi	r3, #2
 8009978:	6033      	strmi	r3, [r6, #0]
 800997a:	6825      	ldr	r5, [r4, #0]
 800997c:	f015 0506 	ands.w	r5, r5, #6
 8009980:	d106      	bne.n	8009990 <_printf_common+0x48>
 8009982:	f104 0a19 	add.w	sl, r4, #25
 8009986:	68e3      	ldr	r3, [r4, #12]
 8009988:	6832      	ldr	r2, [r6, #0]
 800998a:	1a9b      	subs	r3, r3, r2
 800998c:	42ab      	cmp	r3, r5
 800998e:	dc2b      	bgt.n	80099e8 <_printf_common+0xa0>
 8009990:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009994:	6822      	ldr	r2, [r4, #0]
 8009996:	3b00      	subs	r3, #0
 8009998:	bf18      	it	ne
 800999a:	2301      	movne	r3, #1
 800999c:	0692      	lsls	r2, r2, #26
 800999e:	d430      	bmi.n	8009a02 <_printf_common+0xba>
 80099a0:	4641      	mov	r1, r8
 80099a2:	4638      	mov	r0, r7
 80099a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099a8:	47c8      	blx	r9
 80099aa:	3001      	adds	r0, #1
 80099ac:	d023      	beq.n	80099f6 <_printf_common+0xae>
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	6922      	ldr	r2, [r4, #16]
 80099b2:	f003 0306 	and.w	r3, r3, #6
 80099b6:	2b04      	cmp	r3, #4
 80099b8:	bf14      	ite	ne
 80099ba:	2500      	movne	r5, #0
 80099bc:	6833      	ldreq	r3, [r6, #0]
 80099be:	f04f 0600 	mov.w	r6, #0
 80099c2:	bf08      	it	eq
 80099c4:	68e5      	ldreq	r5, [r4, #12]
 80099c6:	f104 041a 	add.w	r4, r4, #26
 80099ca:	bf08      	it	eq
 80099cc:	1aed      	subeq	r5, r5, r3
 80099ce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80099d2:	bf08      	it	eq
 80099d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099d8:	4293      	cmp	r3, r2
 80099da:	bfc4      	itt	gt
 80099dc:	1a9b      	subgt	r3, r3, r2
 80099de:	18ed      	addgt	r5, r5, r3
 80099e0:	42b5      	cmp	r5, r6
 80099e2:	d11a      	bne.n	8009a1a <_printf_common+0xd2>
 80099e4:	2000      	movs	r0, #0
 80099e6:	e008      	b.n	80099fa <_printf_common+0xb2>
 80099e8:	2301      	movs	r3, #1
 80099ea:	4652      	mov	r2, sl
 80099ec:	4641      	mov	r1, r8
 80099ee:	4638      	mov	r0, r7
 80099f0:	47c8      	blx	r9
 80099f2:	3001      	adds	r0, #1
 80099f4:	d103      	bne.n	80099fe <_printf_common+0xb6>
 80099f6:	f04f 30ff 	mov.w	r0, #4294967295
 80099fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099fe:	3501      	adds	r5, #1
 8009a00:	e7c1      	b.n	8009986 <_printf_common+0x3e>
 8009a02:	2030      	movs	r0, #48	@ 0x30
 8009a04:	18e1      	adds	r1, r4, r3
 8009a06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a0a:	1c5a      	adds	r2, r3, #1
 8009a0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a10:	4422      	add	r2, r4
 8009a12:	3302      	adds	r3, #2
 8009a14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a18:	e7c2      	b.n	80099a0 <_printf_common+0x58>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	4622      	mov	r2, r4
 8009a1e:	4641      	mov	r1, r8
 8009a20:	4638      	mov	r0, r7
 8009a22:	47c8      	blx	r9
 8009a24:	3001      	adds	r0, #1
 8009a26:	d0e6      	beq.n	80099f6 <_printf_common+0xae>
 8009a28:	3601      	adds	r6, #1
 8009a2a:	e7d9      	b.n	80099e0 <_printf_common+0x98>

08009a2c <_printf_i>:
 8009a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a30:	7e0f      	ldrb	r7, [r1, #24]
 8009a32:	4691      	mov	r9, r2
 8009a34:	2f78      	cmp	r7, #120	@ 0x78
 8009a36:	4680      	mov	r8, r0
 8009a38:	460c      	mov	r4, r1
 8009a3a:	469a      	mov	sl, r3
 8009a3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a42:	d807      	bhi.n	8009a54 <_printf_i+0x28>
 8009a44:	2f62      	cmp	r7, #98	@ 0x62
 8009a46:	d80a      	bhi.n	8009a5e <_printf_i+0x32>
 8009a48:	2f00      	cmp	r7, #0
 8009a4a:	f000 80d3 	beq.w	8009bf4 <_printf_i+0x1c8>
 8009a4e:	2f58      	cmp	r7, #88	@ 0x58
 8009a50:	f000 80ba 	beq.w	8009bc8 <_printf_i+0x19c>
 8009a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a5c:	e03a      	b.n	8009ad4 <_printf_i+0xa8>
 8009a5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a62:	2b15      	cmp	r3, #21
 8009a64:	d8f6      	bhi.n	8009a54 <_printf_i+0x28>
 8009a66:	a101      	add	r1, pc, #4	@ (adr r1, 8009a6c <_printf_i+0x40>)
 8009a68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a6c:	08009ac5 	.word	0x08009ac5
 8009a70:	08009ad9 	.word	0x08009ad9
 8009a74:	08009a55 	.word	0x08009a55
 8009a78:	08009a55 	.word	0x08009a55
 8009a7c:	08009a55 	.word	0x08009a55
 8009a80:	08009a55 	.word	0x08009a55
 8009a84:	08009ad9 	.word	0x08009ad9
 8009a88:	08009a55 	.word	0x08009a55
 8009a8c:	08009a55 	.word	0x08009a55
 8009a90:	08009a55 	.word	0x08009a55
 8009a94:	08009a55 	.word	0x08009a55
 8009a98:	08009bdb 	.word	0x08009bdb
 8009a9c:	08009b03 	.word	0x08009b03
 8009aa0:	08009b95 	.word	0x08009b95
 8009aa4:	08009a55 	.word	0x08009a55
 8009aa8:	08009a55 	.word	0x08009a55
 8009aac:	08009bfd 	.word	0x08009bfd
 8009ab0:	08009a55 	.word	0x08009a55
 8009ab4:	08009b03 	.word	0x08009b03
 8009ab8:	08009a55 	.word	0x08009a55
 8009abc:	08009a55 	.word	0x08009a55
 8009ac0:	08009b9d 	.word	0x08009b9d
 8009ac4:	6833      	ldr	r3, [r6, #0]
 8009ac6:	1d1a      	adds	r2, r3, #4
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	6032      	str	r2, [r6, #0]
 8009acc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ad0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e09e      	b.n	8009c16 <_printf_i+0x1ea>
 8009ad8:	6833      	ldr	r3, [r6, #0]
 8009ada:	6820      	ldr	r0, [r4, #0]
 8009adc:	1d19      	adds	r1, r3, #4
 8009ade:	6031      	str	r1, [r6, #0]
 8009ae0:	0606      	lsls	r6, r0, #24
 8009ae2:	d501      	bpl.n	8009ae8 <_printf_i+0xbc>
 8009ae4:	681d      	ldr	r5, [r3, #0]
 8009ae6:	e003      	b.n	8009af0 <_printf_i+0xc4>
 8009ae8:	0645      	lsls	r5, r0, #25
 8009aea:	d5fb      	bpl.n	8009ae4 <_printf_i+0xb8>
 8009aec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009af0:	2d00      	cmp	r5, #0
 8009af2:	da03      	bge.n	8009afc <_printf_i+0xd0>
 8009af4:	232d      	movs	r3, #45	@ 0x2d
 8009af6:	426d      	negs	r5, r5
 8009af8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009afc:	230a      	movs	r3, #10
 8009afe:	4859      	ldr	r0, [pc, #356]	@ (8009c64 <_printf_i+0x238>)
 8009b00:	e011      	b.n	8009b26 <_printf_i+0xfa>
 8009b02:	6821      	ldr	r1, [r4, #0]
 8009b04:	6833      	ldr	r3, [r6, #0]
 8009b06:	0608      	lsls	r0, r1, #24
 8009b08:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b0c:	d402      	bmi.n	8009b14 <_printf_i+0xe8>
 8009b0e:	0649      	lsls	r1, r1, #25
 8009b10:	bf48      	it	mi
 8009b12:	b2ad      	uxthmi	r5, r5
 8009b14:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b16:	6033      	str	r3, [r6, #0]
 8009b18:	bf14      	ite	ne
 8009b1a:	230a      	movne	r3, #10
 8009b1c:	2308      	moveq	r3, #8
 8009b1e:	4851      	ldr	r0, [pc, #324]	@ (8009c64 <_printf_i+0x238>)
 8009b20:	2100      	movs	r1, #0
 8009b22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b26:	6866      	ldr	r6, [r4, #4]
 8009b28:	2e00      	cmp	r6, #0
 8009b2a:	bfa8      	it	ge
 8009b2c:	6821      	ldrge	r1, [r4, #0]
 8009b2e:	60a6      	str	r6, [r4, #8]
 8009b30:	bfa4      	itt	ge
 8009b32:	f021 0104 	bicge.w	r1, r1, #4
 8009b36:	6021      	strge	r1, [r4, #0]
 8009b38:	b90d      	cbnz	r5, 8009b3e <_printf_i+0x112>
 8009b3a:	2e00      	cmp	r6, #0
 8009b3c:	d04b      	beq.n	8009bd6 <_printf_i+0x1aa>
 8009b3e:	4616      	mov	r6, r2
 8009b40:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b44:	fb03 5711 	mls	r7, r3, r1, r5
 8009b48:	5dc7      	ldrb	r7, [r0, r7]
 8009b4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b4e:	462f      	mov	r7, r5
 8009b50:	42bb      	cmp	r3, r7
 8009b52:	460d      	mov	r5, r1
 8009b54:	d9f4      	bls.n	8009b40 <_printf_i+0x114>
 8009b56:	2b08      	cmp	r3, #8
 8009b58:	d10b      	bne.n	8009b72 <_printf_i+0x146>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	07df      	lsls	r7, r3, #31
 8009b5e:	d508      	bpl.n	8009b72 <_printf_i+0x146>
 8009b60:	6923      	ldr	r3, [r4, #16]
 8009b62:	6861      	ldr	r1, [r4, #4]
 8009b64:	4299      	cmp	r1, r3
 8009b66:	bfde      	ittt	le
 8009b68:	2330      	movle	r3, #48	@ 0x30
 8009b6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b72:	1b92      	subs	r2, r2, r6
 8009b74:	6122      	str	r2, [r4, #16]
 8009b76:	464b      	mov	r3, r9
 8009b78:	4621      	mov	r1, r4
 8009b7a:	4640      	mov	r0, r8
 8009b7c:	f8cd a000 	str.w	sl, [sp]
 8009b80:	aa03      	add	r2, sp, #12
 8009b82:	f7ff fee1 	bl	8009948 <_printf_common>
 8009b86:	3001      	adds	r0, #1
 8009b88:	d14a      	bne.n	8009c20 <_printf_i+0x1f4>
 8009b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b8e:	b004      	add	sp, #16
 8009b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b94:	6823      	ldr	r3, [r4, #0]
 8009b96:	f043 0320 	orr.w	r3, r3, #32
 8009b9a:	6023      	str	r3, [r4, #0]
 8009b9c:	2778      	movs	r7, #120	@ 0x78
 8009b9e:	4832      	ldr	r0, [pc, #200]	@ (8009c68 <_printf_i+0x23c>)
 8009ba0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	6831      	ldr	r1, [r6, #0]
 8009ba8:	061f      	lsls	r7, r3, #24
 8009baa:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bae:	d402      	bmi.n	8009bb6 <_printf_i+0x18a>
 8009bb0:	065f      	lsls	r7, r3, #25
 8009bb2:	bf48      	it	mi
 8009bb4:	b2ad      	uxthmi	r5, r5
 8009bb6:	6031      	str	r1, [r6, #0]
 8009bb8:	07d9      	lsls	r1, r3, #31
 8009bba:	bf44      	itt	mi
 8009bbc:	f043 0320 	orrmi.w	r3, r3, #32
 8009bc0:	6023      	strmi	r3, [r4, #0]
 8009bc2:	b11d      	cbz	r5, 8009bcc <_printf_i+0x1a0>
 8009bc4:	2310      	movs	r3, #16
 8009bc6:	e7ab      	b.n	8009b20 <_printf_i+0xf4>
 8009bc8:	4826      	ldr	r0, [pc, #152]	@ (8009c64 <_printf_i+0x238>)
 8009bca:	e7e9      	b.n	8009ba0 <_printf_i+0x174>
 8009bcc:	6823      	ldr	r3, [r4, #0]
 8009bce:	f023 0320 	bic.w	r3, r3, #32
 8009bd2:	6023      	str	r3, [r4, #0]
 8009bd4:	e7f6      	b.n	8009bc4 <_printf_i+0x198>
 8009bd6:	4616      	mov	r6, r2
 8009bd8:	e7bd      	b.n	8009b56 <_printf_i+0x12a>
 8009bda:	6833      	ldr	r3, [r6, #0]
 8009bdc:	6825      	ldr	r5, [r4, #0]
 8009bde:	1d18      	adds	r0, r3, #4
 8009be0:	6961      	ldr	r1, [r4, #20]
 8009be2:	6030      	str	r0, [r6, #0]
 8009be4:	062e      	lsls	r6, r5, #24
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	d501      	bpl.n	8009bee <_printf_i+0x1c2>
 8009bea:	6019      	str	r1, [r3, #0]
 8009bec:	e002      	b.n	8009bf4 <_printf_i+0x1c8>
 8009bee:	0668      	lsls	r0, r5, #25
 8009bf0:	d5fb      	bpl.n	8009bea <_printf_i+0x1be>
 8009bf2:	8019      	strh	r1, [r3, #0]
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	4616      	mov	r6, r2
 8009bf8:	6123      	str	r3, [r4, #16]
 8009bfa:	e7bc      	b.n	8009b76 <_printf_i+0x14a>
 8009bfc:	6833      	ldr	r3, [r6, #0]
 8009bfe:	2100      	movs	r1, #0
 8009c00:	1d1a      	adds	r2, r3, #4
 8009c02:	6032      	str	r2, [r6, #0]
 8009c04:	681e      	ldr	r6, [r3, #0]
 8009c06:	6862      	ldr	r2, [r4, #4]
 8009c08:	4630      	mov	r0, r6
 8009c0a:	f000 fd3e 	bl	800a68a <memchr>
 8009c0e:	b108      	cbz	r0, 8009c14 <_printf_i+0x1e8>
 8009c10:	1b80      	subs	r0, r0, r6
 8009c12:	6060      	str	r0, [r4, #4]
 8009c14:	6863      	ldr	r3, [r4, #4]
 8009c16:	6123      	str	r3, [r4, #16]
 8009c18:	2300      	movs	r3, #0
 8009c1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c1e:	e7aa      	b.n	8009b76 <_printf_i+0x14a>
 8009c20:	4632      	mov	r2, r6
 8009c22:	4649      	mov	r1, r9
 8009c24:	4640      	mov	r0, r8
 8009c26:	6923      	ldr	r3, [r4, #16]
 8009c28:	47d0      	blx	sl
 8009c2a:	3001      	adds	r0, #1
 8009c2c:	d0ad      	beq.n	8009b8a <_printf_i+0x15e>
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	079b      	lsls	r3, r3, #30
 8009c32:	d413      	bmi.n	8009c5c <_printf_i+0x230>
 8009c34:	68e0      	ldr	r0, [r4, #12]
 8009c36:	9b03      	ldr	r3, [sp, #12]
 8009c38:	4298      	cmp	r0, r3
 8009c3a:	bfb8      	it	lt
 8009c3c:	4618      	movlt	r0, r3
 8009c3e:	e7a6      	b.n	8009b8e <_printf_i+0x162>
 8009c40:	2301      	movs	r3, #1
 8009c42:	4632      	mov	r2, r6
 8009c44:	4649      	mov	r1, r9
 8009c46:	4640      	mov	r0, r8
 8009c48:	47d0      	blx	sl
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	d09d      	beq.n	8009b8a <_printf_i+0x15e>
 8009c4e:	3501      	adds	r5, #1
 8009c50:	68e3      	ldr	r3, [r4, #12]
 8009c52:	9903      	ldr	r1, [sp, #12]
 8009c54:	1a5b      	subs	r3, r3, r1
 8009c56:	42ab      	cmp	r3, r5
 8009c58:	dcf2      	bgt.n	8009c40 <_printf_i+0x214>
 8009c5a:	e7eb      	b.n	8009c34 <_printf_i+0x208>
 8009c5c:	2500      	movs	r5, #0
 8009c5e:	f104 0619 	add.w	r6, r4, #25
 8009c62:	e7f5      	b.n	8009c50 <_printf_i+0x224>
 8009c64:	08011e4f 	.word	0x08011e4f
 8009c68:	08011e60 	.word	0x08011e60

08009c6c <_scanf_float>:
 8009c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c70:	b087      	sub	sp, #28
 8009c72:	9303      	str	r3, [sp, #12]
 8009c74:	688b      	ldr	r3, [r1, #8]
 8009c76:	4617      	mov	r7, r2
 8009c78:	1e5a      	subs	r2, r3, #1
 8009c7a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009c7e:	bf82      	ittt	hi
 8009c80:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009c84:	eb03 0b05 	addhi.w	fp, r3, r5
 8009c88:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009c8c:	460a      	mov	r2, r1
 8009c8e:	f04f 0500 	mov.w	r5, #0
 8009c92:	bf88      	it	hi
 8009c94:	608b      	strhi	r3, [r1, #8]
 8009c96:	680b      	ldr	r3, [r1, #0]
 8009c98:	4680      	mov	r8, r0
 8009c9a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009c9e:	f842 3b1c 	str.w	r3, [r2], #28
 8009ca2:	460c      	mov	r4, r1
 8009ca4:	bf98      	it	ls
 8009ca6:	f04f 0b00 	movls.w	fp, #0
 8009caa:	4616      	mov	r6, r2
 8009cac:	46aa      	mov	sl, r5
 8009cae:	46a9      	mov	r9, r5
 8009cb0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009cb4:	9201      	str	r2, [sp, #4]
 8009cb6:	9502      	str	r5, [sp, #8]
 8009cb8:	68a2      	ldr	r2, [r4, #8]
 8009cba:	b152      	cbz	r2, 8009cd2 <_scanf_float+0x66>
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	781b      	ldrb	r3, [r3, #0]
 8009cc0:	2b4e      	cmp	r3, #78	@ 0x4e
 8009cc2:	d865      	bhi.n	8009d90 <_scanf_float+0x124>
 8009cc4:	2b40      	cmp	r3, #64	@ 0x40
 8009cc6:	d83d      	bhi.n	8009d44 <_scanf_float+0xd8>
 8009cc8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009ccc:	b2c8      	uxtb	r0, r1
 8009cce:	280e      	cmp	r0, #14
 8009cd0:	d93b      	bls.n	8009d4a <_scanf_float+0xde>
 8009cd2:	f1b9 0f00 	cmp.w	r9, #0
 8009cd6:	d003      	beq.n	8009ce0 <_scanf_float+0x74>
 8009cd8:	6823      	ldr	r3, [r4, #0]
 8009cda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009cde:	6023      	str	r3, [r4, #0]
 8009ce0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ce4:	f1ba 0f01 	cmp.w	sl, #1
 8009ce8:	f200 8118 	bhi.w	8009f1c <_scanf_float+0x2b0>
 8009cec:	9b01      	ldr	r3, [sp, #4]
 8009cee:	429e      	cmp	r6, r3
 8009cf0:	f200 8109 	bhi.w	8009f06 <_scanf_float+0x29a>
 8009cf4:	2001      	movs	r0, #1
 8009cf6:	b007      	add	sp, #28
 8009cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cfc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009d00:	2a0d      	cmp	r2, #13
 8009d02:	d8e6      	bhi.n	8009cd2 <_scanf_float+0x66>
 8009d04:	a101      	add	r1, pc, #4	@ (adr r1, 8009d0c <_scanf_float+0xa0>)
 8009d06:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009d0a:	bf00      	nop
 8009d0c:	08009e53 	.word	0x08009e53
 8009d10:	08009cd3 	.word	0x08009cd3
 8009d14:	08009cd3 	.word	0x08009cd3
 8009d18:	08009cd3 	.word	0x08009cd3
 8009d1c:	08009eb3 	.word	0x08009eb3
 8009d20:	08009e8b 	.word	0x08009e8b
 8009d24:	08009cd3 	.word	0x08009cd3
 8009d28:	08009cd3 	.word	0x08009cd3
 8009d2c:	08009e61 	.word	0x08009e61
 8009d30:	08009cd3 	.word	0x08009cd3
 8009d34:	08009cd3 	.word	0x08009cd3
 8009d38:	08009cd3 	.word	0x08009cd3
 8009d3c:	08009cd3 	.word	0x08009cd3
 8009d40:	08009e19 	.word	0x08009e19
 8009d44:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009d48:	e7da      	b.n	8009d00 <_scanf_float+0x94>
 8009d4a:	290e      	cmp	r1, #14
 8009d4c:	d8c1      	bhi.n	8009cd2 <_scanf_float+0x66>
 8009d4e:	a001      	add	r0, pc, #4	@ (adr r0, 8009d54 <_scanf_float+0xe8>)
 8009d50:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009d54:	08009e09 	.word	0x08009e09
 8009d58:	08009cd3 	.word	0x08009cd3
 8009d5c:	08009e09 	.word	0x08009e09
 8009d60:	08009e9f 	.word	0x08009e9f
 8009d64:	08009cd3 	.word	0x08009cd3
 8009d68:	08009db1 	.word	0x08009db1
 8009d6c:	08009def 	.word	0x08009def
 8009d70:	08009def 	.word	0x08009def
 8009d74:	08009def 	.word	0x08009def
 8009d78:	08009def 	.word	0x08009def
 8009d7c:	08009def 	.word	0x08009def
 8009d80:	08009def 	.word	0x08009def
 8009d84:	08009def 	.word	0x08009def
 8009d88:	08009def 	.word	0x08009def
 8009d8c:	08009def 	.word	0x08009def
 8009d90:	2b6e      	cmp	r3, #110	@ 0x6e
 8009d92:	d809      	bhi.n	8009da8 <_scanf_float+0x13c>
 8009d94:	2b60      	cmp	r3, #96	@ 0x60
 8009d96:	d8b1      	bhi.n	8009cfc <_scanf_float+0x90>
 8009d98:	2b54      	cmp	r3, #84	@ 0x54
 8009d9a:	d07b      	beq.n	8009e94 <_scanf_float+0x228>
 8009d9c:	2b59      	cmp	r3, #89	@ 0x59
 8009d9e:	d198      	bne.n	8009cd2 <_scanf_float+0x66>
 8009da0:	2d07      	cmp	r5, #7
 8009da2:	d196      	bne.n	8009cd2 <_scanf_float+0x66>
 8009da4:	2508      	movs	r5, #8
 8009da6:	e02c      	b.n	8009e02 <_scanf_float+0x196>
 8009da8:	2b74      	cmp	r3, #116	@ 0x74
 8009daa:	d073      	beq.n	8009e94 <_scanf_float+0x228>
 8009dac:	2b79      	cmp	r3, #121	@ 0x79
 8009dae:	e7f6      	b.n	8009d9e <_scanf_float+0x132>
 8009db0:	6821      	ldr	r1, [r4, #0]
 8009db2:	05c8      	lsls	r0, r1, #23
 8009db4:	d51b      	bpl.n	8009dee <_scanf_float+0x182>
 8009db6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009dba:	6021      	str	r1, [r4, #0]
 8009dbc:	f109 0901 	add.w	r9, r9, #1
 8009dc0:	f1bb 0f00 	cmp.w	fp, #0
 8009dc4:	d003      	beq.n	8009dce <_scanf_float+0x162>
 8009dc6:	3201      	adds	r2, #1
 8009dc8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009dcc:	60a2      	str	r2, [r4, #8]
 8009dce:	68a3      	ldr	r3, [r4, #8]
 8009dd0:	3b01      	subs	r3, #1
 8009dd2:	60a3      	str	r3, [r4, #8]
 8009dd4:	6923      	ldr	r3, [r4, #16]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	6123      	str	r3, [r4, #16]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	3b01      	subs	r3, #1
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	607b      	str	r3, [r7, #4]
 8009de2:	f340 8087 	ble.w	8009ef4 <_scanf_float+0x288>
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	3301      	adds	r3, #1
 8009dea:	603b      	str	r3, [r7, #0]
 8009dec:	e764      	b.n	8009cb8 <_scanf_float+0x4c>
 8009dee:	eb1a 0105 	adds.w	r1, sl, r5
 8009df2:	f47f af6e 	bne.w	8009cd2 <_scanf_float+0x66>
 8009df6:	460d      	mov	r5, r1
 8009df8:	468a      	mov	sl, r1
 8009dfa:	6822      	ldr	r2, [r4, #0]
 8009dfc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009e00:	6022      	str	r2, [r4, #0]
 8009e02:	f806 3b01 	strb.w	r3, [r6], #1
 8009e06:	e7e2      	b.n	8009dce <_scanf_float+0x162>
 8009e08:	6822      	ldr	r2, [r4, #0]
 8009e0a:	0610      	lsls	r0, r2, #24
 8009e0c:	f57f af61 	bpl.w	8009cd2 <_scanf_float+0x66>
 8009e10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e14:	6022      	str	r2, [r4, #0]
 8009e16:	e7f4      	b.n	8009e02 <_scanf_float+0x196>
 8009e18:	f1ba 0f00 	cmp.w	sl, #0
 8009e1c:	d10e      	bne.n	8009e3c <_scanf_float+0x1d0>
 8009e1e:	f1b9 0f00 	cmp.w	r9, #0
 8009e22:	d10e      	bne.n	8009e42 <_scanf_float+0x1d6>
 8009e24:	6822      	ldr	r2, [r4, #0]
 8009e26:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009e2a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009e2e:	d108      	bne.n	8009e42 <_scanf_float+0x1d6>
 8009e30:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009e34:	f04f 0a01 	mov.w	sl, #1
 8009e38:	6022      	str	r2, [r4, #0]
 8009e3a:	e7e2      	b.n	8009e02 <_scanf_float+0x196>
 8009e3c:	f1ba 0f02 	cmp.w	sl, #2
 8009e40:	d055      	beq.n	8009eee <_scanf_float+0x282>
 8009e42:	2d01      	cmp	r5, #1
 8009e44:	d002      	beq.n	8009e4c <_scanf_float+0x1e0>
 8009e46:	2d04      	cmp	r5, #4
 8009e48:	f47f af43 	bne.w	8009cd2 <_scanf_float+0x66>
 8009e4c:	3501      	adds	r5, #1
 8009e4e:	b2ed      	uxtb	r5, r5
 8009e50:	e7d7      	b.n	8009e02 <_scanf_float+0x196>
 8009e52:	f1ba 0f01 	cmp.w	sl, #1
 8009e56:	f47f af3c 	bne.w	8009cd2 <_scanf_float+0x66>
 8009e5a:	f04f 0a02 	mov.w	sl, #2
 8009e5e:	e7d0      	b.n	8009e02 <_scanf_float+0x196>
 8009e60:	b97d      	cbnz	r5, 8009e82 <_scanf_float+0x216>
 8009e62:	f1b9 0f00 	cmp.w	r9, #0
 8009e66:	f47f af37 	bne.w	8009cd8 <_scanf_float+0x6c>
 8009e6a:	6822      	ldr	r2, [r4, #0]
 8009e6c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009e70:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009e74:	f040 8103 	bne.w	800a07e <_scanf_float+0x412>
 8009e78:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009e7c:	2501      	movs	r5, #1
 8009e7e:	6022      	str	r2, [r4, #0]
 8009e80:	e7bf      	b.n	8009e02 <_scanf_float+0x196>
 8009e82:	2d03      	cmp	r5, #3
 8009e84:	d0e2      	beq.n	8009e4c <_scanf_float+0x1e0>
 8009e86:	2d05      	cmp	r5, #5
 8009e88:	e7de      	b.n	8009e48 <_scanf_float+0x1dc>
 8009e8a:	2d02      	cmp	r5, #2
 8009e8c:	f47f af21 	bne.w	8009cd2 <_scanf_float+0x66>
 8009e90:	2503      	movs	r5, #3
 8009e92:	e7b6      	b.n	8009e02 <_scanf_float+0x196>
 8009e94:	2d06      	cmp	r5, #6
 8009e96:	f47f af1c 	bne.w	8009cd2 <_scanf_float+0x66>
 8009e9a:	2507      	movs	r5, #7
 8009e9c:	e7b1      	b.n	8009e02 <_scanf_float+0x196>
 8009e9e:	6822      	ldr	r2, [r4, #0]
 8009ea0:	0591      	lsls	r1, r2, #22
 8009ea2:	f57f af16 	bpl.w	8009cd2 <_scanf_float+0x66>
 8009ea6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009eaa:	6022      	str	r2, [r4, #0]
 8009eac:	f8cd 9008 	str.w	r9, [sp, #8]
 8009eb0:	e7a7      	b.n	8009e02 <_scanf_float+0x196>
 8009eb2:	6822      	ldr	r2, [r4, #0]
 8009eb4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009eb8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009ebc:	d006      	beq.n	8009ecc <_scanf_float+0x260>
 8009ebe:	0550      	lsls	r0, r2, #21
 8009ec0:	f57f af07 	bpl.w	8009cd2 <_scanf_float+0x66>
 8009ec4:	f1b9 0f00 	cmp.w	r9, #0
 8009ec8:	f000 80d9 	beq.w	800a07e <_scanf_float+0x412>
 8009ecc:	0591      	lsls	r1, r2, #22
 8009ece:	bf58      	it	pl
 8009ed0:	9902      	ldrpl	r1, [sp, #8]
 8009ed2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009ed6:	bf58      	it	pl
 8009ed8:	eba9 0101 	subpl.w	r1, r9, r1
 8009edc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009ee0:	f04f 0900 	mov.w	r9, #0
 8009ee4:	bf58      	it	pl
 8009ee6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009eea:	6022      	str	r2, [r4, #0]
 8009eec:	e789      	b.n	8009e02 <_scanf_float+0x196>
 8009eee:	f04f 0a03 	mov.w	sl, #3
 8009ef2:	e786      	b.n	8009e02 <_scanf_float+0x196>
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	4640      	mov	r0, r8
 8009ef8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009efc:	4798      	blx	r3
 8009efe:	2800      	cmp	r0, #0
 8009f00:	f43f aeda 	beq.w	8009cb8 <_scanf_float+0x4c>
 8009f04:	e6e5      	b.n	8009cd2 <_scanf_float+0x66>
 8009f06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f0a:	463a      	mov	r2, r7
 8009f0c:	4640      	mov	r0, r8
 8009f0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f12:	4798      	blx	r3
 8009f14:	6923      	ldr	r3, [r4, #16]
 8009f16:	3b01      	subs	r3, #1
 8009f18:	6123      	str	r3, [r4, #16]
 8009f1a:	e6e7      	b.n	8009cec <_scanf_float+0x80>
 8009f1c:	1e6b      	subs	r3, r5, #1
 8009f1e:	2b06      	cmp	r3, #6
 8009f20:	d824      	bhi.n	8009f6c <_scanf_float+0x300>
 8009f22:	2d02      	cmp	r5, #2
 8009f24:	d836      	bhi.n	8009f94 <_scanf_float+0x328>
 8009f26:	9b01      	ldr	r3, [sp, #4]
 8009f28:	429e      	cmp	r6, r3
 8009f2a:	f67f aee3 	bls.w	8009cf4 <_scanf_float+0x88>
 8009f2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f32:	463a      	mov	r2, r7
 8009f34:	4640      	mov	r0, r8
 8009f36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f3a:	4798      	blx	r3
 8009f3c:	6923      	ldr	r3, [r4, #16]
 8009f3e:	3b01      	subs	r3, #1
 8009f40:	6123      	str	r3, [r4, #16]
 8009f42:	e7f0      	b.n	8009f26 <_scanf_float+0x2ba>
 8009f44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f48:	463a      	mov	r2, r7
 8009f4a:	4640      	mov	r0, r8
 8009f4c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009f50:	4798      	blx	r3
 8009f52:	6923      	ldr	r3, [r4, #16]
 8009f54:	3b01      	subs	r3, #1
 8009f56:	6123      	str	r3, [r4, #16]
 8009f58:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f5c:	fa5f fa8a 	uxtb.w	sl, sl
 8009f60:	f1ba 0f02 	cmp.w	sl, #2
 8009f64:	d1ee      	bne.n	8009f44 <_scanf_float+0x2d8>
 8009f66:	3d03      	subs	r5, #3
 8009f68:	b2ed      	uxtb	r5, r5
 8009f6a:	1b76      	subs	r6, r6, r5
 8009f6c:	6823      	ldr	r3, [r4, #0]
 8009f6e:	05da      	lsls	r2, r3, #23
 8009f70:	d530      	bpl.n	8009fd4 <_scanf_float+0x368>
 8009f72:	055b      	lsls	r3, r3, #21
 8009f74:	d511      	bpl.n	8009f9a <_scanf_float+0x32e>
 8009f76:	9b01      	ldr	r3, [sp, #4]
 8009f78:	429e      	cmp	r6, r3
 8009f7a:	f67f aebb 	bls.w	8009cf4 <_scanf_float+0x88>
 8009f7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f82:	463a      	mov	r2, r7
 8009f84:	4640      	mov	r0, r8
 8009f86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f8a:	4798      	blx	r3
 8009f8c:	6923      	ldr	r3, [r4, #16]
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	6123      	str	r3, [r4, #16]
 8009f92:	e7f0      	b.n	8009f76 <_scanf_float+0x30a>
 8009f94:	46aa      	mov	sl, r5
 8009f96:	46b3      	mov	fp, r6
 8009f98:	e7de      	b.n	8009f58 <_scanf_float+0x2ec>
 8009f9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009f9e:	6923      	ldr	r3, [r4, #16]
 8009fa0:	2965      	cmp	r1, #101	@ 0x65
 8009fa2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009fa6:	f106 35ff 	add.w	r5, r6, #4294967295
 8009faa:	6123      	str	r3, [r4, #16]
 8009fac:	d00c      	beq.n	8009fc8 <_scanf_float+0x35c>
 8009fae:	2945      	cmp	r1, #69	@ 0x45
 8009fb0:	d00a      	beq.n	8009fc8 <_scanf_float+0x35c>
 8009fb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fb6:	463a      	mov	r2, r7
 8009fb8:	4640      	mov	r0, r8
 8009fba:	4798      	blx	r3
 8009fbc:	6923      	ldr	r3, [r4, #16]
 8009fbe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	1eb5      	subs	r5, r6, #2
 8009fc6:	6123      	str	r3, [r4, #16]
 8009fc8:	463a      	mov	r2, r7
 8009fca:	4640      	mov	r0, r8
 8009fcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fd0:	4798      	blx	r3
 8009fd2:	462e      	mov	r6, r5
 8009fd4:	6822      	ldr	r2, [r4, #0]
 8009fd6:	f012 0210 	ands.w	r2, r2, #16
 8009fda:	d001      	beq.n	8009fe0 <_scanf_float+0x374>
 8009fdc:	2000      	movs	r0, #0
 8009fde:	e68a      	b.n	8009cf6 <_scanf_float+0x8a>
 8009fe0:	7032      	strb	r2, [r6, #0]
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009fe8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fec:	d11c      	bne.n	800a028 <_scanf_float+0x3bc>
 8009fee:	9b02      	ldr	r3, [sp, #8]
 8009ff0:	454b      	cmp	r3, r9
 8009ff2:	eba3 0209 	sub.w	r2, r3, r9
 8009ff6:	d123      	bne.n	800a040 <_scanf_float+0x3d4>
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	4640      	mov	r0, r8
 8009ffc:	9901      	ldr	r1, [sp, #4]
 8009ffe:	f002 fd57 	bl	800cab0 <_strtod_r>
 800a002:	9b03      	ldr	r3, [sp, #12]
 800a004:	6825      	ldr	r5, [r4, #0]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f015 0f02 	tst.w	r5, #2
 800a00c:	4606      	mov	r6, r0
 800a00e:	460f      	mov	r7, r1
 800a010:	f103 0204 	add.w	r2, r3, #4
 800a014:	d01f      	beq.n	800a056 <_scanf_float+0x3ea>
 800a016:	9903      	ldr	r1, [sp, #12]
 800a018:	600a      	str	r2, [r1, #0]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	e9c3 6700 	strd	r6, r7, [r3]
 800a020:	68e3      	ldr	r3, [r4, #12]
 800a022:	3301      	adds	r3, #1
 800a024:	60e3      	str	r3, [r4, #12]
 800a026:	e7d9      	b.n	8009fdc <_scanf_float+0x370>
 800a028:	9b04      	ldr	r3, [sp, #16]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d0e4      	beq.n	8009ff8 <_scanf_float+0x38c>
 800a02e:	9905      	ldr	r1, [sp, #20]
 800a030:	230a      	movs	r3, #10
 800a032:	4640      	mov	r0, r8
 800a034:	3101      	adds	r1, #1
 800a036:	f002 fdbb 	bl	800cbb0 <_strtol_r>
 800a03a:	9b04      	ldr	r3, [sp, #16]
 800a03c:	9e05      	ldr	r6, [sp, #20]
 800a03e:	1ac2      	subs	r2, r0, r3
 800a040:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a044:	429e      	cmp	r6, r3
 800a046:	bf28      	it	cs
 800a048:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a04c:	4630      	mov	r0, r6
 800a04e:	490d      	ldr	r1, [pc, #52]	@ (800a084 <_scanf_float+0x418>)
 800a050:	f000 f94e 	bl	800a2f0 <siprintf>
 800a054:	e7d0      	b.n	8009ff8 <_scanf_float+0x38c>
 800a056:	076d      	lsls	r5, r5, #29
 800a058:	d4dd      	bmi.n	800a016 <_scanf_float+0x3aa>
 800a05a:	9d03      	ldr	r5, [sp, #12]
 800a05c:	602a      	str	r2, [r5, #0]
 800a05e:	681d      	ldr	r5, [r3, #0]
 800a060:	4602      	mov	r2, r0
 800a062:	460b      	mov	r3, r1
 800a064:	f7f6 fcd2 	bl	8000a0c <__aeabi_dcmpun>
 800a068:	b120      	cbz	r0, 800a074 <_scanf_float+0x408>
 800a06a:	4807      	ldr	r0, [pc, #28]	@ (800a088 <_scanf_float+0x41c>)
 800a06c:	f000 fb2a 	bl	800a6c4 <nanf>
 800a070:	6028      	str	r0, [r5, #0]
 800a072:	e7d5      	b.n	800a020 <_scanf_float+0x3b4>
 800a074:	4630      	mov	r0, r6
 800a076:	4639      	mov	r1, r7
 800a078:	f7f6 fd26 	bl	8000ac8 <__aeabi_d2f>
 800a07c:	e7f8      	b.n	800a070 <_scanf_float+0x404>
 800a07e:	f04f 0900 	mov.w	r9, #0
 800a082:	e62d      	b.n	8009ce0 <_scanf_float+0x74>
 800a084:	08011e71 	.word	0x08011e71
 800a088:	08012205 	.word	0x08012205

0800a08c <std>:
 800a08c:	2300      	movs	r3, #0
 800a08e:	b510      	push	{r4, lr}
 800a090:	4604      	mov	r4, r0
 800a092:	e9c0 3300 	strd	r3, r3, [r0]
 800a096:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a09a:	6083      	str	r3, [r0, #8]
 800a09c:	8181      	strh	r1, [r0, #12]
 800a09e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a0a0:	81c2      	strh	r2, [r0, #14]
 800a0a2:	6183      	str	r3, [r0, #24]
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	2208      	movs	r2, #8
 800a0a8:	305c      	adds	r0, #92	@ 0x5c
 800a0aa:	f000 fa19 	bl	800a4e0 <memset>
 800a0ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a0e4 <std+0x58>)
 800a0b0:	6224      	str	r4, [r4, #32]
 800a0b2:	6263      	str	r3, [r4, #36]	@ 0x24
 800a0b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a0e8 <std+0x5c>)
 800a0b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a0b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a0ec <std+0x60>)
 800a0ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a0bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f0 <std+0x64>)
 800a0be:	6323      	str	r3, [r4, #48]	@ 0x30
 800a0c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f4 <std+0x68>)
 800a0c2:	429c      	cmp	r4, r3
 800a0c4:	d006      	beq.n	800a0d4 <std+0x48>
 800a0c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a0ca:	4294      	cmp	r4, r2
 800a0cc:	d002      	beq.n	800a0d4 <std+0x48>
 800a0ce:	33d0      	adds	r3, #208	@ 0xd0
 800a0d0:	429c      	cmp	r4, r3
 800a0d2:	d105      	bne.n	800a0e0 <std+0x54>
 800a0d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a0d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0dc:	f000 bad2 	b.w	800a684 <__retarget_lock_init_recursive>
 800a0e0:	bd10      	pop	{r4, pc}
 800a0e2:	bf00      	nop
 800a0e4:	0800a331 	.word	0x0800a331
 800a0e8:	0800a353 	.word	0x0800a353
 800a0ec:	0800a38b 	.word	0x0800a38b
 800a0f0:	0800a3af 	.word	0x0800a3af
 800a0f4:	20001d88 	.word	0x20001d88

0800a0f8 <stdio_exit_handler>:
 800a0f8:	4a02      	ldr	r2, [pc, #8]	@ (800a104 <stdio_exit_handler+0xc>)
 800a0fa:	4903      	ldr	r1, [pc, #12]	@ (800a108 <stdio_exit_handler+0x10>)
 800a0fc:	4803      	ldr	r0, [pc, #12]	@ (800a10c <stdio_exit_handler+0x14>)
 800a0fe:	f000 b869 	b.w	800a1d4 <_fwalk_sglue>
 800a102:	bf00      	nop
 800a104:	20000018 	.word	0x20000018
 800a108:	0800d1e5 	.word	0x0800d1e5
 800a10c:	20000028 	.word	0x20000028

0800a110 <cleanup_stdio>:
 800a110:	6841      	ldr	r1, [r0, #4]
 800a112:	4b0c      	ldr	r3, [pc, #48]	@ (800a144 <cleanup_stdio+0x34>)
 800a114:	b510      	push	{r4, lr}
 800a116:	4299      	cmp	r1, r3
 800a118:	4604      	mov	r4, r0
 800a11a:	d001      	beq.n	800a120 <cleanup_stdio+0x10>
 800a11c:	f003 f862 	bl	800d1e4 <_fflush_r>
 800a120:	68a1      	ldr	r1, [r4, #8]
 800a122:	4b09      	ldr	r3, [pc, #36]	@ (800a148 <cleanup_stdio+0x38>)
 800a124:	4299      	cmp	r1, r3
 800a126:	d002      	beq.n	800a12e <cleanup_stdio+0x1e>
 800a128:	4620      	mov	r0, r4
 800a12a:	f003 f85b 	bl	800d1e4 <_fflush_r>
 800a12e:	68e1      	ldr	r1, [r4, #12]
 800a130:	4b06      	ldr	r3, [pc, #24]	@ (800a14c <cleanup_stdio+0x3c>)
 800a132:	4299      	cmp	r1, r3
 800a134:	d004      	beq.n	800a140 <cleanup_stdio+0x30>
 800a136:	4620      	mov	r0, r4
 800a138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a13c:	f003 b852 	b.w	800d1e4 <_fflush_r>
 800a140:	bd10      	pop	{r4, pc}
 800a142:	bf00      	nop
 800a144:	20001d88 	.word	0x20001d88
 800a148:	20001df0 	.word	0x20001df0
 800a14c:	20001e58 	.word	0x20001e58

0800a150 <global_stdio_init.part.0>:
 800a150:	b510      	push	{r4, lr}
 800a152:	4b0b      	ldr	r3, [pc, #44]	@ (800a180 <global_stdio_init.part.0+0x30>)
 800a154:	4c0b      	ldr	r4, [pc, #44]	@ (800a184 <global_stdio_init.part.0+0x34>)
 800a156:	4a0c      	ldr	r2, [pc, #48]	@ (800a188 <global_stdio_init.part.0+0x38>)
 800a158:	4620      	mov	r0, r4
 800a15a:	601a      	str	r2, [r3, #0]
 800a15c:	2104      	movs	r1, #4
 800a15e:	2200      	movs	r2, #0
 800a160:	f7ff ff94 	bl	800a08c <std>
 800a164:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a168:	2201      	movs	r2, #1
 800a16a:	2109      	movs	r1, #9
 800a16c:	f7ff ff8e 	bl	800a08c <std>
 800a170:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a174:	2202      	movs	r2, #2
 800a176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a17a:	2112      	movs	r1, #18
 800a17c:	f7ff bf86 	b.w	800a08c <std>
 800a180:	20001ec0 	.word	0x20001ec0
 800a184:	20001d88 	.word	0x20001d88
 800a188:	0800a0f9 	.word	0x0800a0f9

0800a18c <__sfp_lock_acquire>:
 800a18c:	4801      	ldr	r0, [pc, #4]	@ (800a194 <__sfp_lock_acquire+0x8>)
 800a18e:	f000 ba7a 	b.w	800a686 <__retarget_lock_acquire_recursive>
 800a192:	bf00      	nop
 800a194:	20001ec9 	.word	0x20001ec9

0800a198 <__sfp_lock_release>:
 800a198:	4801      	ldr	r0, [pc, #4]	@ (800a1a0 <__sfp_lock_release+0x8>)
 800a19a:	f000 ba75 	b.w	800a688 <__retarget_lock_release_recursive>
 800a19e:	bf00      	nop
 800a1a0:	20001ec9 	.word	0x20001ec9

0800a1a4 <__sinit>:
 800a1a4:	b510      	push	{r4, lr}
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	f7ff fff0 	bl	800a18c <__sfp_lock_acquire>
 800a1ac:	6a23      	ldr	r3, [r4, #32]
 800a1ae:	b11b      	cbz	r3, 800a1b8 <__sinit+0x14>
 800a1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1b4:	f7ff bff0 	b.w	800a198 <__sfp_lock_release>
 800a1b8:	4b04      	ldr	r3, [pc, #16]	@ (800a1cc <__sinit+0x28>)
 800a1ba:	6223      	str	r3, [r4, #32]
 800a1bc:	4b04      	ldr	r3, [pc, #16]	@ (800a1d0 <__sinit+0x2c>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d1f5      	bne.n	800a1b0 <__sinit+0xc>
 800a1c4:	f7ff ffc4 	bl	800a150 <global_stdio_init.part.0>
 800a1c8:	e7f2      	b.n	800a1b0 <__sinit+0xc>
 800a1ca:	bf00      	nop
 800a1cc:	0800a111 	.word	0x0800a111
 800a1d0:	20001ec0 	.word	0x20001ec0

0800a1d4 <_fwalk_sglue>:
 800a1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1d8:	4607      	mov	r7, r0
 800a1da:	4688      	mov	r8, r1
 800a1dc:	4614      	mov	r4, r2
 800a1de:	2600      	movs	r6, #0
 800a1e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1e4:	f1b9 0901 	subs.w	r9, r9, #1
 800a1e8:	d505      	bpl.n	800a1f6 <_fwalk_sglue+0x22>
 800a1ea:	6824      	ldr	r4, [r4, #0]
 800a1ec:	2c00      	cmp	r4, #0
 800a1ee:	d1f7      	bne.n	800a1e0 <_fwalk_sglue+0xc>
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1f6:	89ab      	ldrh	r3, [r5, #12]
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d907      	bls.n	800a20c <_fwalk_sglue+0x38>
 800a1fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a200:	3301      	adds	r3, #1
 800a202:	d003      	beq.n	800a20c <_fwalk_sglue+0x38>
 800a204:	4629      	mov	r1, r5
 800a206:	4638      	mov	r0, r7
 800a208:	47c0      	blx	r8
 800a20a:	4306      	orrs	r6, r0
 800a20c:	3568      	adds	r5, #104	@ 0x68
 800a20e:	e7e9      	b.n	800a1e4 <_fwalk_sglue+0x10>

0800a210 <iprintf>:
 800a210:	b40f      	push	{r0, r1, r2, r3}
 800a212:	b507      	push	{r0, r1, r2, lr}
 800a214:	4906      	ldr	r1, [pc, #24]	@ (800a230 <iprintf+0x20>)
 800a216:	ab04      	add	r3, sp, #16
 800a218:	6808      	ldr	r0, [r1, #0]
 800a21a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a21e:	6881      	ldr	r1, [r0, #8]
 800a220:	9301      	str	r3, [sp, #4]
 800a222:	f002 fe47 	bl	800ceb4 <_vfiprintf_r>
 800a226:	b003      	add	sp, #12
 800a228:	f85d eb04 	ldr.w	lr, [sp], #4
 800a22c:	b004      	add	sp, #16
 800a22e:	4770      	bx	lr
 800a230:	20000024 	.word	0x20000024

0800a234 <_puts_r>:
 800a234:	6a03      	ldr	r3, [r0, #32]
 800a236:	b570      	push	{r4, r5, r6, lr}
 800a238:	4605      	mov	r5, r0
 800a23a:	460e      	mov	r6, r1
 800a23c:	6884      	ldr	r4, [r0, #8]
 800a23e:	b90b      	cbnz	r3, 800a244 <_puts_r+0x10>
 800a240:	f7ff ffb0 	bl	800a1a4 <__sinit>
 800a244:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a246:	07db      	lsls	r3, r3, #31
 800a248:	d405      	bmi.n	800a256 <_puts_r+0x22>
 800a24a:	89a3      	ldrh	r3, [r4, #12]
 800a24c:	0598      	lsls	r0, r3, #22
 800a24e:	d402      	bmi.n	800a256 <_puts_r+0x22>
 800a250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a252:	f000 fa18 	bl	800a686 <__retarget_lock_acquire_recursive>
 800a256:	89a3      	ldrh	r3, [r4, #12]
 800a258:	0719      	lsls	r1, r3, #28
 800a25a:	d502      	bpl.n	800a262 <_puts_r+0x2e>
 800a25c:	6923      	ldr	r3, [r4, #16]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d135      	bne.n	800a2ce <_puts_r+0x9a>
 800a262:	4621      	mov	r1, r4
 800a264:	4628      	mov	r0, r5
 800a266:	f000 f8e5 	bl	800a434 <__swsetup_r>
 800a26a:	b380      	cbz	r0, 800a2ce <_puts_r+0x9a>
 800a26c:	f04f 35ff 	mov.w	r5, #4294967295
 800a270:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a272:	07da      	lsls	r2, r3, #31
 800a274:	d405      	bmi.n	800a282 <_puts_r+0x4e>
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	059b      	lsls	r3, r3, #22
 800a27a:	d402      	bmi.n	800a282 <_puts_r+0x4e>
 800a27c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a27e:	f000 fa03 	bl	800a688 <__retarget_lock_release_recursive>
 800a282:	4628      	mov	r0, r5
 800a284:	bd70      	pop	{r4, r5, r6, pc}
 800a286:	2b00      	cmp	r3, #0
 800a288:	da04      	bge.n	800a294 <_puts_r+0x60>
 800a28a:	69a2      	ldr	r2, [r4, #24]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	dc17      	bgt.n	800a2c0 <_puts_r+0x8c>
 800a290:	290a      	cmp	r1, #10
 800a292:	d015      	beq.n	800a2c0 <_puts_r+0x8c>
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	1c5a      	adds	r2, r3, #1
 800a298:	6022      	str	r2, [r4, #0]
 800a29a:	7019      	strb	r1, [r3, #0]
 800a29c:	68a3      	ldr	r3, [r4, #8]
 800a29e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a2a2:	3b01      	subs	r3, #1
 800a2a4:	60a3      	str	r3, [r4, #8]
 800a2a6:	2900      	cmp	r1, #0
 800a2a8:	d1ed      	bne.n	800a286 <_puts_r+0x52>
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	da11      	bge.n	800a2d2 <_puts_r+0x9e>
 800a2ae:	4622      	mov	r2, r4
 800a2b0:	210a      	movs	r1, #10
 800a2b2:	4628      	mov	r0, r5
 800a2b4:	f000 f87f 	bl	800a3b6 <__swbuf_r>
 800a2b8:	3001      	adds	r0, #1
 800a2ba:	d0d7      	beq.n	800a26c <_puts_r+0x38>
 800a2bc:	250a      	movs	r5, #10
 800a2be:	e7d7      	b.n	800a270 <_puts_r+0x3c>
 800a2c0:	4622      	mov	r2, r4
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	f000 f877 	bl	800a3b6 <__swbuf_r>
 800a2c8:	3001      	adds	r0, #1
 800a2ca:	d1e7      	bne.n	800a29c <_puts_r+0x68>
 800a2cc:	e7ce      	b.n	800a26c <_puts_r+0x38>
 800a2ce:	3e01      	subs	r6, #1
 800a2d0:	e7e4      	b.n	800a29c <_puts_r+0x68>
 800a2d2:	6823      	ldr	r3, [r4, #0]
 800a2d4:	1c5a      	adds	r2, r3, #1
 800a2d6:	6022      	str	r2, [r4, #0]
 800a2d8:	220a      	movs	r2, #10
 800a2da:	701a      	strb	r2, [r3, #0]
 800a2dc:	e7ee      	b.n	800a2bc <_puts_r+0x88>
	...

0800a2e0 <puts>:
 800a2e0:	4b02      	ldr	r3, [pc, #8]	@ (800a2ec <puts+0xc>)
 800a2e2:	4601      	mov	r1, r0
 800a2e4:	6818      	ldr	r0, [r3, #0]
 800a2e6:	f7ff bfa5 	b.w	800a234 <_puts_r>
 800a2ea:	bf00      	nop
 800a2ec:	20000024 	.word	0x20000024

0800a2f0 <siprintf>:
 800a2f0:	b40e      	push	{r1, r2, r3}
 800a2f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a2f6:	b500      	push	{lr}
 800a2f8:	b09c      	sub	sp, #112	@ 0x70
 800a2fa:	ab1d      	add	r3, sp, #116	@ 0x74
 800a2fc:	9002      	str	r0, [sp, #8]
 800a2fe:	9006      	str	r0, [sp, #24]
 800a300:	9107      	str	r1, [sp, #28]
 800a302:	9104      	str	r1, [sp, #16]
 800a304:	4808      	ldr	r0, [pc, #32]	@ (800a328 <siprintf+0x38>)
 800a306:	4909      	ldr	r1, [pc, #36]	@ (800a32c <siprintf+0x3c>)
 800a308:	f853 2b04 	ldr.w	r2, [r3], #4
 800a30c:	9105      	str	r1, [sp, #20]
 800a30e:	6800      	ldr	r0, [r0, #0]
 800a310:	a902      	add	r1, sp, #8
 800a312:	9301      	str	r3, [sp, #4]
 800a314:	f002 fcaa 	bl	800cc6c <_svfiprintf_r>
 800a318:	2200      	movs	r2, #0
 800a31a:	9b02      	ldr	r3, [sp, #8]
 800a31c:	701a      	strb	r2, [r3, #0]
 800a31e:	b01c      	add	sp, #112	@ 0x70
 800a320:	f85d eb04 	ldr.w	lr, [sp], #4
 800a324:	b003      	add	sp, #12
 800a326:	4770      	bx	lr
 800a328:	20000024 	.word	0x20000024
 800a32c:	ffff0208 	.word	0xffff0208

0800a330 <__sread>:
 800a330:	b510      	push	{r4, lr}
 800a332:	460c      	mov	r4, r1
 800a334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a338:	f000 f956 	bl	800a5e8 <_read_r>
 800a33c:	2800      	cmp	r0, #0
 800a33e:	bfab      	itete	ge
 800a340:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a342:	89a3      	ldrhlt	r3, [r4, #12]
 800a344:	181b      	addge	r3, r3, r0
 800a346:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a34a:	bfac      	ite	ge
 800a34c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a34e:	81a3      	strhlt	r3, [r4, #12]
 800a350:	bd10      	pop	{r4, pc}

0800a352 <__swrite>:
 800a352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a356:	461f      	mov	r7, r3
 800a358:	898b      	ldrh	r3, [r1, #12]
 800a35a:	4605      	mov	r5, r0
 800a35c:	05db      	lsls	r3, r3, #23
 800a35e:	460c      	mov	r4, r1
 800a360:	4616      	mov	r6, r2
 800a362:	d505      	bpl.n	800a370 <__swrite+0x1e>
 800a364:	2302      	movs	r3, #2
 800a366:	2200      	movs	r2, #0
 800a368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a36c:	f000 f92a 	bl	800a5c4 <_lseek_r>
 800a370:	89a3      	ldrh	r3, [r4, #12]
 800a372:	4632      	mov	r2, r6
 800a374:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a378:	81a3      	strh	r3, [r4, #12]
 800a37a:	4628      	mov	r0, r5
 800a37c:	463b      	mov	r3, r7
 800a37e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a386:	f000 b941 	b.w	800a60c <_write_r>

0800a38a <__sseek>:
 800a38a:	b510      	push	{r4, lr}
 800a38c:	460c      	mov	r4, r1
 800a38e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a392:	f000 f917 	bl	800a5c4 <_lseek_r>
 800a396:	1c43      	adds	r3, r0, #1
 800a398:	89a3      	ldrh	r3, [r4, #12]
 800a39a:	bf15      	itete	ne
 800a39c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a39e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a3a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a3a6:	81a3      	strheq	r3, [r4, #12]
 800a3a8:	bf18      	it	ne
 800a3aa:	81a3      	strhne	r3, [r4, #12]
 800a3ac:	bd10      	pop	{r4, pc}

0800a3ae <__sclose>:
 800a3ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3b2:	f000 b8a1 	b.w	800a4f8 <_close_r>

0800a3b6 <__swbuf_r>:
 800a3b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3b8:	460e      	mov	r6, r1
 800a3ba:	4614      	mov	r4, r2
 800a3bc:	4605      	mov	r5, r0
 800a3be:	b118      	cbz	r0, 800a3c8 <__swbuf_r+0x12>
 800a3c0:	6a03      	ldr	r3, [r0, #32]
 800a3c2:	b90b      	cbnz	r3, 800a3c8 <__swbuf_r+0x12>
 800a3c4:	f7ff feee 	bl	800a1a4 <__sinit>
 800a3c8:	69a3      	ldr	r3, [r4, #24]
 800a3ca:	60a3      	str	r3, [r4, #8]
 800a3cc:	89a3      	ldrh	r3, [r4, #12]
 800a3ce:	071a      	lsls	r2, r3, #28
 800a3d0:	d501      	bpl.n	800a3d6 <__swbuf_r+0x20>
 800a3d2:	6923      	ldr	r3, [r4, #16]
 800a3d4:	b943      	cbnz	r3, 800a3e8 <__swbuf_r+0x32>
 800a3d6:	4621      	mov	r1, r4
 800a3d8:	4628      	mov	r0, r5
 800a3da:	f000 f82b 	bl	800a434 <__swsetup_r>
 800a3de:	b118      	cbz	r0, 800a3e8 <__swbuf_r+0x32>
 800a3e0:	f04f 37ff 	mov.w	r7, #4294967295
 800a3e4:	4638      	mov	r0, r7
 800a3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3e8:	6823      	ldr	r3, [r4, #0]
 800a3ea:	6922      	ldr	r2, [r4, #16]
 800a3ec:	b2f6      	uxtb	r6, r6
 800a3ee:	1a98      	subs	r0, r3, r2
 800a3f0:	6963      	ldr	r3, [r4, #20]
 800a3f2:	4637      	mov	r7, r6
 800a3f4:	4283      	cmp	r3, r0
 800a3f6:	dc05      	bgt.n	800a404 <__swbuf_r+0x4e>
 800a3f8:	4621      	mov	r1, r4
 800a3fa:	4628      	mov	r0, r5
 800a3fc:	f002 fef2 	bl	800d1e4 <_fflush_r>
 800a400:	2800      	cmp	r0, #0
 800a402:	d1ed      	bne.n	800a3e0 <__swbuf_r+0x2a>
 800a404:	68a3      	ldr	r3, [r4, #8]
 800a406:	3b01      	subs	r3, #1
 800a408:	60a3      	str	r3, [r4, #8]
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	1c5a      	adds	r2, r3, #1
 800a40e:	6022      	str	r2, [r4, #0]
 800a410:	701e      	strb	r6, [r3, #0]
 800a412:	6962      	ldr	r2, [r4, #20]
 800a414:	1c43      	adds	r3, r0, #1
 800a416:	429a      	cmp	r2, r3
 800a418:	d004      	beq.n	800a424 <__swbuf_r+0x6e>
 800a41a:	89a3      	ldrh	r3, [r4, #12]
 800a41c:	07db      	lsls	r3, r3, #31
 800a41e:	d5e1      	bpl.n	800a3e4 <__swbuf_r+0x2e>
 800a420:	2e0a      	cmp	r6, #10
 800a422:	d1df      	bne.n	800a3e4 <__swbuf_r+0x2e>
 800a424:	4621      	mov	r1, r4
 800a426:	4628      	mov	r0, r5
 800a428:	f002 fedc 	bl	800d1e4 <_fflush_r>
 800a42c:	2800      	cmp	r0, #0
 800a42e:	d0d9      	beq.n	800a3e4 <__swbuf_r+0x2e>
 800a430:	e7d6      	b.n	800a3e0 <__swbuf_r+0x2a>
	...

0800a434 <__swsetup_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4b29      	ldr	r3, [pc, #164]	@ (800a4dc <__swsetup_r+0xa8>)
 800a438:	4605      	mov	r5, r0
 800a43a:	6818      	ldr	r0, [r3, #0]
 800a43c:	460c      	mov	r4, r1
 800a43e:	b118      	cbz	r0, 800a448 <__swsetup_r+0x14>
 800a440:	6a03      	ldr	r3, [r0, #32]
 800a442:	b90b      	cbnz	r3, 800a448 <__swsetup_r+0x14>
 800a444:	f7ff feae 	bl	800a1a4 <__sinit>
 800a448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a44c:	0719      	lsls	r1, r3, #28
 800a44e:	d422      	bmi.n	800a496 <__swsetup_r+0x62>
 800a450:	06da      	lsls	r2, r3, #27
 800a452:	d407      	bmi.n	800a464 <__swsetup_r+0x30>
 800a454:	2209      	movs	r2, #9
 800a456:	602a      	str	r2, [r5, #0]
 800a458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a45c:	f04f 30ff 	mov.w	r0, #4294967295
 800a460:	81a3      	strh	r3, [r4, #12]
 800a462:	e033      	b.n	800a4cc <__swsetup_r+0x98>
 800a464:	0758      	lsls	r0, r3, #29
 800a466:	d512      	bpl.n	800a48e <__swsetup_r+0x5a>
 800a468:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a46a:	b141      	cbz	r1, 800a47e <__swsetup_r+0x4a>
 800a46c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a470:	4299      	cmp	r1, r3
 800a472:	d002      	beq.n	800a47a <__swsetup_r+0x46>
 800a474:	4628      	mov	r0, r5
 800a476:	f000 ff7b 	bl	800b370 <_free_r>
 800a47a:	2300      	movs	r3, #0
 800a47c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a47e:	89a3      	ldrh	r3, [r4, #12]
 800a480:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a484:	81a3      	strh	r3, [r4, #12]
 800a486:	2300      	movs	r3, #0
 800a488:	6063      	str	r3, [r4, #4]
 800a48a:	6923      	ldr	r3, [r4, #16]
 800a48c:	6023      	str	r3, [r4, #0]
 800a48e:	89a3      	ldrh	r3, [r4, #12]
 800a490:	f043 0308 	orr.w	r3, r3, #8
 800a494:	81a3      	strh	r3, [r4, #12]
 800a496:	6923      	ldr	r3, [r4, #16]
 800a498:	b94b      	cbnz	r3, 800a4ae <__swsetup_r+0x7a>
 800a49a:	89a3      	ldrh	r3, [r4, #12]
 800a49c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4a4:	d003      	beq.n	800a4ae <__swsetup_r+0x7a>
 800a4a6:	4621      	mov	r1, r4
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f002 fee8 	bl	800d27e <__smakebuf_r>
 800a4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4b2:	f013 0201 	ands.w	r2, r3, #1
 800a4b6:	d00a      	beq.n	800a4ce <__swsetup_r+0x9a>
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	60a2      	str	r2, [r4, #8]
 800a4bc:	6962      	ldr	r2, [r4, #20]
 800a4be:	4252      	negs	r2, r2
 800a4c0:	61a2      	str	r2, [r4, #24]
 800a4c2:	6922      	ldr	r2, [r4, #16]
 800a4c4:	b942      	cbnz	r2, 800a4d8 <__swsetup_r+0xa4>
 800a4c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a4ca:	d1c5      	bne.n	800a458 <__swsetup_r+0x24>
 800a4cc:	bd38      	pop	{r3, r4, r5, pc}
 800a4ce:	0799      	lsls	r1, r3, #30
 800a4d0:	bf58      	it	pl
 800a4d2:	6962      	ldrpl	r2, [r4, #20]
 800a4d4:	60a2      	str	r2, [r4, #8]
 800a4d6:	e7f4      	b.n	800a4c2 <__swsetup_r+0x8e>
 800a4d8:	2000      	movs	r0, #0
 800a4da:	e7f7      	b.n	800a4cc <__swsetup_r+0x98>
 800a4dc:	20000024 	.word	0x20000024

0800a4e0 <memset>:
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	4402      	add	r2, r0
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d100      	bne.n	800a4ea <memset+0xa>
 800a4e8:	4770      	bx	lr
 800a4ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ee:	e7f9      	b.n	800a4e4 <memset+0x4>

0800a4f0 <_localeconv_r>:
 800a4f0:	4800      	ldr	r0, [pc, #0]	@ (800a4f4 <_localeconv_r+0x4>)
 800a4f2:	4770      	bx	lr
 800a4f4:	20000164 	.word	0x20000164

0800a4f8 <_close_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	4d05      	ldr	r5, [pc, #20]	@ (800a514 <_close_r+0x1c>)
 800a4fe:	4604      	mov	r4, r0
 800a500:	4608      	mov	r0, r1
 800a502:	602b      	str	r3, [r5, #0]
 800a504:	f7f6 fe63 	bl	80011ce <_close>
 800a508:	1c43      	adds	r3, r0, #1
 800a50a:	d102      	bne.n	800a512 <_close_r+0x1a>
 800a50c:	682b      	ldr	r3, [r5, #0]
 800a50e:	b103      	cbz	r3, 800a512 <_close_r+0x1a>
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	bd38      	pop	{r3, r4, r5, pc}
 800a514:	20001ec4 	.word	0x20001ec4

0800a518 <_reclaim_reent>:
 800a518:	4b29      	ldr	r3, [pc, #164]	@ (800a5c0 <_reclaim_reent+0xa8>)
 800a51a:	b570      	push	{r4, r5, r6, lr}
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4604      	mov	r4, r0
 800a520:	4283      	cmp	r3, r0
 800a522:	d04b      	beq.n	800a5bc <_reclaim_reent+0xa4>
 800a524:	69c3      	ldr	r3, [r0, #28]
 800a526:	b1ab      	cbz	r3, 800a554 <_reclaim_reent+0x3c>
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	b16b      	cbz	r3, 800a548 <_reclaim_reent+0x30>
 800a52c:	2500      	movs	r5, #0
 800a52e:	69e3      	ldr	r3, [r4, #28]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	5959      	ldr	r1, [r3, r5]
 800a534:	2900      	cmp	r1, #0
 800a536:	d13b      	bne.n	800a5b0 <_reclaim_reent+0x98>
 800a538:	3504      	adds	r5, #4
 800a53a:	2d80      	cmp	r5, #128	@ 0x80
 800a53c:	d1f7      	bne.n	800a52e <_reclaim_reent+0x16>
 800a53e:	69e3      	ldr	r3, [r4, #28]
 800a540:	4620      	mov	r0, r4
 800a542:	68d9      	ldr	r1, [r3, #12]
 800a544:	f000 ff14 	bl	800b370 <_free_r>
 800a548:	69e3      	ldr	r3, [r4, #28]
 800a54a:	6819      	ldr	r1, [r3, #0]
 800a54c:	b111      	cbz	r1, 800a554 <_reclaim_reent+0x3c>
 800a54e:	4620      	mov	r0, r4
 800a550:	f000 ff0e 	bl	800b370 <_free_r>
 800a554:	6961      	ldr	r1, [r4, #20]
 800a556:	b111      	cbz	r1, 800a55e <_reclaim_reent+0x46>
 800a558:	4620      	mov	r0, r4
 800a55a:	f000 ff09 	bl	800b370 <_free_r>
 800a55e:	69e1      	ldr	r1, [r4, #28]
 800a560:	b111      	cbz	r1, 800a568 <_reclaim_reent+0x50>
 800a562:	4620      	mov	r0, r4
 800a564:	f000 ff04 	bl	800b370 <_free_r>
 800a568:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a56a:	b111      	cbz	r1, 800a572 <_reclaim_reent+0x5a>
 800a56c:	4620      	mov	r0, r4
 800a56e:	f000 feff 	bl	800b370 <_free_r>
 800a572:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a574:	b111      	cbz	r1, 800a57c <_reclaim_reent+0x64>
 800a576:	4620      	mov	r0, r4
 800a578:	f000 fefa 	bl	800b370 <_free_r>
 800a57c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a57e:	b111      	cbz	r1, 800a586 <_reclaim_reent+0x6e>
 800a580:	4620      	mov	r0, r4
 800a582:	f000 fef5 	bl	800b370 <_free_r>
 800a586:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a588:	b111      	cbz	r1, 800a590 <_reclaim_reent+0x78>
 800a58a:	4620      	mov	r0, r4
 800a58c:	f000 fef0 	bl	800b370 <_free_r>
 800a590:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a592:	b111      	cbz	r1, 800a59a <_reclaim_reent+0x82>
 800a594:	4620      	mov	r0, r4
 800a596:	f000 feeb 	bl	800b370 <_free_r>
 800a59a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a59c:	b111      	cbz	r1, 800a5a4 <_reclaim_reent+0x8c>
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f000 fee6 	bl	800b370 <_free_r>
 800a5a4:	6a23      	ldr	r3, [r4, #32]
 800a5a6:	b14b      	cbz	r3, 800a5bc <_reclaim_reent+0xa4>
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a5ae:	4718      	bx	r3
 800a5b0:	680e      	ldr	r6, [r1, #0]
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	f000 fedc 	bl	800b370 <_free_r>
 800a5b8:	4631      	mov	r1, r6
 800a5ba:	e7bb      	b.n	800a534 <_reclaim_reent+0x1c>
 800a5bc:	bd70      	pop	{r4, r5, r6, pc}
 800a5be:	bf00      	nop
 800a5c0:	20000024 	.word	0x20000024

0800a5c4 <_lseek_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	4608      	mov	r0, r1
 800a5ca:	4611      	mov	r1, r2
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	4d05      	ldr	r5, [pc, #20]	@ (800a5e4 <_lseek_r+0x20>)
 800a5d0:	602a      	str	r2, [r5, #0]
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	f7f6 fe1f 	bl	8001216 <_lseek>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d102      	bne.n	800a5e2 <_lseek_r+0x1e>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	b103      	cbz	r3, 800a5e2 <_lseek_r+0x1e>
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	20001ec4 	.word	0x20001ec4

0800a5e8 <_read_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	4d05      	ldr	r5, [pc, #20]	@ (800a608 <_read_r+0x20>)
 800a5f4:	602a      	str	r2, [r5, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	f7f6 fdb0 	bl	800115c <_read>
 800a5fc:	1c43      	adds	r3, r0, #1
 800a5fe:	d102      	bne.n	800a606 <_read_r+0x1e>
 800a600:	682b      	ldr	r3, [r5, #0]
 800a602:	b103      	cbz	r3, 800a606 <_read_r+0x1e>
 800a604:	6023      	str	r3, [r4, #0]
 800a606:	bd38      	pop	{r3, r4, r5, pc}
 800a608:	20001ec4 	.word	0x20001ec4

0800a60c <_write_r>:
 800a60c:	b538      	push	{r3, r4, r5, lr}
 800a60e:	4604      	mov	r4, r0
 800a610:	4608      	mov	r0, r1
 800a612:	4611      	mov	r1, r2
 800a614:	2200      	movs	r2, #0
 800a616:	4d05      	ldr	r5, [pc, #20]	@ (800a62c <_write_r+0x20>)
 800a618:	602a      	str	r2, [r5, #0]
 800a61a:	461a      	mov	r2, r3
 800a61c:	f7f6 fdbb 	bl	8001196 <_write>
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	d102      	bne.n	800a62a <_write_r+0x1e>
 800a624:	682b      	ldr	r3, [r5, #0]
 800a626:	b103      	cbz	r3, 800a62a <_write_r+0x1e>
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	bd38      	pop	{r3, r4, r5, pc}
 800a62c:	20001ec4 	.word	0x20001ec4

0800a630 <__errno>:
 800a630:	4b01      	ldr	r3, [pc, #4]	@ (800a638 <__errno+0x8>)
 800a632:	6818      	ldr	r0, [r3, #0]
 800a634:	4770      	bx	lr
 800a636:	bf00      	nop
 800a638:	20000024 	.word	0x20000024

0800a63c <__libc_init_array>:
 800a63c:	b570      	push	{r4, r5, r6, lr}
 800a63e:	2600      	movs	r6, #0
 800a640:	4d0c      	ldr	r5, [pc, #48]	@ (800a674 <__libc_init_array+0x38>)
 800a642:	4c0d      	ldr	r4, [pc, #52]	@ (800a678 <__libc_init_array+0x3c>)
 800a644:	1b64      	subs	r4, r4, r5
 800a646:	10a4      	asrs	r4, r4, #2
 800a648:	42a6      	cmp	r6, r4
 800a64a:	d109      	bne.n	800a660 <__libc_init_array+0x24>
 800a64c:	f003 fad6 	bl	800dbfc <_init>
 800a650:	2600      	movs	r6, #0
 800a652:	4d0a      	ldr	r5, [pc, #40]	@ (800a67c <__libc_init_array+0x40>)
 800a654:	4c0a      	ldr	r4, [pc, #40]	@ (800a680 <__libc_init_array+0x44>)
 800a656:	1b64      	subs	r4, r4, r5
 800a658:	10a4      	asrs	r4, r4, #2
 800a65a:	42a6      	cmp	r6, r4
 800a65c:	d105      	bne.n	800a66a <__libc_init_array+0x2e>
 800a65e:	bd70      	pop	{r4, r5, r6, pc}
 800a660:	f855 3b04 	ldr.w	r3, [r5], #4
 800a664:	4798      	blx	r3
 800a666:	3601      	adds	r6, #1
 800a668:	e7ee      	b.n	800a648 <__libc_init_array+0xc>
 800a66a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a66e:	4798      	blx	r3
 800a670:	3601      	adds	r6, #1
 800a672:	e7f2      	b.n	800a65a <__libc_init_array+0x1e>
 800a674:	08012270 	.word	0x08012270
 800a678:	08012270 	.word	0x08012270
 800a67c:	08012270 	.word	0x08012270
 800a680:	08012274 	.word	0x08012274

0800a684 <__retarget_lock_init_recursive>:
 800a684:	4770      	bx	lr

0800a686 <__retarget_lock_acquire_recursive>:
 800a686:	4770      	bx	lr

0800a688 <__retarget_lock_release_recursive>:
 800a688:	4770      	bx	lr

0800a68a <memchr>:
 800a68a:	4603      	mov	r3, r0
 800a68c:	b510      	push	{r4, lr}
 800a68e:	b2c9      	uxtb	r1, r1
 800a690:	4402      	add	r2, r0
 800a692:	4293      	cmp	r3, r2
 800a694:	4618      	mov	r0, r3
 800a696:	d101      	bne.n	800a69c <memchr+0x12>
 800a698:	2000      	movs	r0, #0
 800a69a:	e003      	b.n	800a6a4 <memchr+0x1a>
 800a69c:	7804      	ldrb	r4, [r0, #0]
 800a69e:	3301      	adds	r3, #1
 800a6a0:	428c      	cmp	r4, r1
 800a6a2:	d1f6      	bne.n	800a692 <memchr+0x8>
 800a6a4:	bd10      	pop	{r4, pc}

0800a6a6 <memcpy>:
 800a6a6:	440a      	add	r2, r1
 800a6a8:	4291      	cmp	r1, r2
 800a6aa:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6ae:	d100      	bne.n	800a6b2 <memcpy+0xc>
 800a6b0:	4770      	bx	lr
 800a6b2:	b510      	push	{r4, lr}
 800a6b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6b8:	4291      	cmp	r1, r2
 800a6ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6be:	d1f9      	bne.n	800a6b4 <memcpy+0xe>
 800a6c0:	bd10      	pop	{r4, pc}
	...

0800a6c4 <nanf>:
 800a6c4:	4800      	ldr	r0, [pc, #0]	@ (800a6c8 <nanf+0x4>)
 800a6c6:	4770      	bx	lr
 800a6c8:	7fc00000 	.word	0x7fc00000

0800a6cc <quorem>:
 800a6cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d0:	6903      	ldr	r3, [r0, #16]
 800a6d2:	690c      	ldr	r4, [r1, #16]
 800a6d4:	4607      	mov	r7, r0
 800a6d6:	42a3      	cmp	r3, r4
 800a6d8:	db7e      	blt.n	800a7d8 <quorem+0x10c>
 800a6da:	3c01      	subs	r4, #1
 800a6dc:	00a3      	lsls	r3, r4, #2
 800a6de:	f100 0514 	add.w	r5, r0, #20
 800a6e2:	f101 0814 	add.w	r8, r1, #20
 800a6e6:	9300      	str	r3, [sp, #0]
 800a6e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6ec:	9301      	str	r3, [sp, #4]
 800a6ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6f6:	3301      	adds	r3, #1
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a702:	d32e      	bcc.n	800a762 <quorem+0x96>
 800a704:	f04f 0a00 	mov.w	sl, #0
 800a708:	46c4      	mov	ip, r8
 800a70a:	46ae      	mov	lr, r5
 800a70c:	46d3      	mov	fp, sl
 800a70e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a712:	b298      	uxth	r0, r3
 800a714:	fb06 a000 	mla	r0, r6, r0, sl
 800a718:	0c1b      	lsrs	r3, r3, #16
 800a71a:	0c02      	lsrs	r2, r0, #16
 800a71c:	fb06 2303 	mla	r3, r6, r3, r2
 800a720:	f8de 2000 	ldr.w	r2, [lr]
 800a724:	b280      	uxth	r0, r0
 800a726:	b292      	uxth	r2, r2
 800a728:	1a12      	subs	r2, r2, r0
 800a72a:	445a      	add	r2, fp
 800a72c:	f8de 0000 	ldr.w	r0, [lr]
 800a730:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a734:	b29b      	uxth	r3, r3
 800a736:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a73a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a73e:	b292      	uxth	r2, r2
 800a740:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a744:	45e1      	cmp	r9, ip
 800a746:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a74a:	f84e 2b04 	str.w	r2, [lr], #4
 800a74e:	d2de      	bcs.n	800a70e <quorem+0x42>
 800a750:	9b00      	ldr	r3, [sp, #0]
 800a752:	58eb      	ldr	r3, [r5, r3]
 800a754:	b92b      	cbnz	r3, 800a762 <quorem+0x96>
 800a756:	9b01      	ldr	r3, [sp, #4]
 800a758:	3b04      	subs	r3, #4
 800a75a:	429d      	cmp	r5, r3
 800a75c:	461a      	mov	r2, r3
 800a75e:	d32f      	bcc.n	800a7c0 <quorem+0xf4>
 800a760:	613c      	str	r4, [r7, #16]
 800a762:	4638      	mov	r0, r7
 800a764:	f001 f9c4 	bl	800baf0 <__mcmp>
 800a768:	2800      	cmp	r0, #0
 800a76a:	db25      	blt.n	800a7b8 <quorem+0xec>
 800a76c:	4629      	mov	r1, r5
 800a76e:	2000      	movs	r0, #0
 800a770:	f858 2b04 	ldr.w	r2, [r8], #4
 800a774:	f8d1 c000 	ldr.w	ip, [r1]
 800a778:	fa1f fe82 	uxth.w	lr, r2
 800a77c:	fa1f f38c 	uxth.w	r3, ip
 800a780:	eba3 030e 	sub.w	r3, r3, lr
 800a784:	4403      	add	r3, r0
 800a786:	0c12      	lsrs	r2, r2, #16
 800a788:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a78c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a790:	b29b      	uxth	r3, r3
 800a792:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a796:	45c1      	cmp	r9, r8
 800a798:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a79c:	f841 3b04 	str.w	r3, [r1], #4
 800a7a0:	d2e6      	bcs.n	800a770 <quorem+0xa4>
 800a7a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7aa:	b922      	cbnz	r2, 800a7b6 <quorem+0xea>
 800a7ac:	3b04      	subs	r3, #4
 800a7ae:	429d      	cmp	r5, r3
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	d30b      	bcc.n	800a7cc <quorem+0x100>
 800a7b4:	613c      	str	r4, [r7, #16]
 800a7b6:	3601      	adds	r6, #1
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	b003      	add	sp, #12
 800a7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c0:	6812      	ldr	r2, [r2, #0]
 800a7c2:	3b04      	subs	r3, #4
 800a7c4:	2a00      	cmp	r2, #0
 800a7c6:	d1cb      	bne.n	800a760 <quorem+0x94>
 800a7c8:	3c01      	subs	r4, #1
 800a7ca:	e7c6      	b.n	800a75a <quorem+0x8e>
 800a7cc:	6812      	ldr	r2, [r2, #0]
 800a7ce:	3b04      	subs	r3, #4
 800a7d0:	2a00      	cmp	r2, #0
 800a7d2:	d1ef      	bne.n	800a7b4 <quorem+0xe8>
 800a7d4:	3c01      	subs	r4, #1
 800a7d6:	e7ea      	b.n	800a7ae <quorem+0xe2>
 800a7d8:	2000      	movs	r0, #0
 800a7da:	e7ee      	b.n	800a7ba <quorem+0xee>
 800a7dc:	0000      	movs	r0, r0
	...

0800a7e0 <_dtoa_r>:
 800a7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e4:	4614      	mov	r4, r2
 800a7e6:	461d      	mov	r5, r3
 800a7e8:	69c7      	ldr	r7, [r0, #28]
 800a7ea:	b097      	sub	sp, #92	@ 0x5c
 800a7ec:	4683      	mov	fp, r0
 800a7ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a7f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a7f4:	b97f      	cbnz	r7, 800a816 <_dtoa_r+0x36>
 800a7f6:	2010      	movs	r0, #16
 800a7f8:	f000 fe02 	bl	800b400 <malloc>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	f8cb 001c 	str.w	r0, [fp, #28]
 800a802:	b920      	cbnz	r0, 800a80e <_dtoa_r+0x2e>
 800a804:	21ef      	movs	r1, #239	@ 0xef
 800a806:	4ba8      	ldr	r3, [pc, #672]	@ (800aaa8 <_dtoa_r+0x2c8>)
 800a808:	48a8      	ldr	r0, [pc, #672]	@ (800aaac <_dtoa_r+0x2cc>)
 800a80a:	f002 fdd9 	bl	800d3c0 <__assert_func>
 800a80e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a812:	6007      	str	r7, [r0, #0]
 800a814:	60c7      	str	r7, [r0, #12]
 800a816:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a81a:	6819      	ldr	r1, [r3, #0]
 800a81c:	b159      	cbz	r1, 800a836 <_dtoa_r+0x56>
 800a81e:	685a      	ldr	r2, [r3, #4]
 800a820:	2301      	movs	r3, #1
 800a822:	4093      	lsls	r3, r2
 800a824:	604a      	str	r2, [r1, #4]
 800a826:	608b      	str	r3, [r1, #8]
 800a828:	4658      	mov	r0, fp
 800a82a:	f000 fedf 	bl	800b5ec <_Bfree>
 800a82e:	2200      	movs	r2, #0
 800a830:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	1e2b      	subs	r3, r5, #0
 800a838:	bfaf      	iteee	ge
 800a83a:	2300      	movge	r3, #0
 800a83c:	2201      	movlt	r2, #1
 800a83e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a842:	9303      	strlt	r3, [sp, #12]
 800a844:	bfa8      	it	ge
 800a846:	6033      	strge	r3, [r6, #0]
 800a848:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a84c:	4b98      	ldr	r3, [pc, #608]	@ (800aab0 <_dtoa_r+0x2d0>)
 800a84e:	bfb8      	it	lt
 800a850:	6032      	strlt	r2, [r6, #0]
 800a852:	ea33 0308 	bics.w	r3, r3, r8
 800a856:	d112      	bne.n	800a87e <_dtoa_r+0x9e>
 800a858:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a85c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a85e:	6013      	str	r3, [r2, #0]
 800a860:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a864:	4323      	orrs	r3, r4
 800a866:	f000 8550 	beq.w	800b30a <_dtoa_r+0xb2a>
 800a86a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a86c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800aab4 <_dtoa_r+0x2d4>
 800a870:	2b00      	cmp	r3, #0
 800a872:	f000 8552 	beq.w	800b31a <_dtoa_r+0xb3a>
 800a876:	f10a 0303 	add.w	r3, sl, #3
 800a87a:	f000 bd4c 	b.w	800b316 <_dtoa_r+0xb36>
 800a87e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a882:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a88a:	2200      	movs	r2, #0
 800a88c:	2300      	movs	r3, #0
 800a88e:	f7f6 f88b 	bl	80009a8 <__aeabi_dcmpeq>
 800a892:	4607      	mov	r7, r0
 800a894:	b158      	cbz	r0, 800a8ae <_dtoa_r+0xce>
 800a896:	2301      	movs	r3, #1
 800a898:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a89a:	6013      	str	r3, [r2, #0]
 800a89c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a89e:	b113      	cbz	r3, 800a8a6 <_dtoa_r+0xc6>
 800a8a0:	4b85      	ldr	r3, [pc, #532]	@ (800aab8 <_dtoa_r+0x2d8>)
 800a8a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a8a4:	6013      	str	r3, [r2, #0]
 800a8a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800aabc <_dtoa_r+0x2dc>
 800a8aa:	f000 bd36 	b.w	800b31a <_dtoa_r+0xb3a>
 800a8ae:	ab14      	add	r3, sp, #80	@ 0x50
 800a8b0:	9301      	str	r3, [sp, #4]
 800a8b2:	ab15      	add	r3, sp, #84	@ 0x54
 800a8b4:	9300      	str	r3, [sp, #0]
 800a8b6:	4658      	mov	r0, fp
 800a8b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a8bc:	f001 fa30 	bl	800bd20 <__d2b>
 800a8c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a8c4:	4681      	mov	r9, r0
 800a8c6:	2e00      	cmp	r6, #0
 800a8c8:	d077      	beq.n	800a9ba <_dtoa_r+0x1da>
 800a8ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a8d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a8d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a8dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a8e0:	9712      	str	r7, [sp, #72]	@ 0x48
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	4b76      	ldr	r3, [pc, #472]	@ (800aac0 <_dtoa_r+0x2e0>)
 800a8e8:	f7f5 fc3e 	bl	8000168 <__aeabi_dsub>
 800a8ec:	a368      	add	r3, pc, #416	@ (adr r3, 800aa90 <_dtoa_r+0x2b0>)
 800a8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f2:	f7f5 fdf1 	bl	80004d8 <__aeabi_dmul>
 800a8f6:	a368      	add	r3, pc, #416	@ (adr r3, 800aa98 <_dtoa_r+0x2b8>)
 800a8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fc:	f7f5 fc36 	bl	800016c <__adddf3>
 800a900:	4604      	mov	r4, r0
 800a902:	4630      	mov	r0, r6
 800a904:	460d      	mov	r5, r1
 800a906:	f7f5 fd7d 	bl	8000404 <__aeabi_i2d>
 800a90a:	a365      	add	r3, pc, #404	@ (adr r3, 800aaa0 <_dtoa_r+0x2c0>)
 800a90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a910:	f7f5 fde2 	bl	80004d8 <__aeabi_dmul>
 800a914:	4602      	mov	r2, r0
 800a916:	460b      	mov	r3, r1
 800a918:	4620      	mov	r0, r4
 800a91a:	4629      	mov	r1, r5
 800a91c:	f7f5 fc26 	bl	800016c <__adddf3>
 800a920:	4604      	mov	r4, r0
 800a922:	460d      	mov	r5, r1
 800a924:	f7f6 f888 	bl	8000a38 <__aeabi_d2iz>
 800a928:	2200      	movs	r2, #0
 800a92a:	4607      	mov	r7, r0
 800a92c:	2300      	movs	r3, #0
 800a92e:	4620      	mov	r0, r4
 800a930:	4629      	mov	r1, r5
 800a932:	f7f6 f843 	bl	80009bc <__aeabi_dcmplt>
 800a936:	b140      	cbz	r0, 800a94a <_dtoa_r+0x16a>
 800a938:	4638      	mov	r0, r7
 800a93a:	f7f5 fd63 	bl	8000404 <__aeabi_i2d>
 800a93e:	4622      	mov	r2, r4
 800a940:	462b      	mov	r3, r5
 800a942:	f7f6 f831 	bl	80009a8 <__aeabi_dcmpeq>
 800a946:	b900      	cbnz	r0, 800a94a <_dtoa_r+0x16a>
 800a948:	3f01      	subs	r7, #1
 800a94a:	2f16      	cmp	r7, #22
 800a94c:	d853      	bhi.n	800a9f6 <_dtoa_r+0x216>
 800a94e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a952:	4b5c      	ldr	r3, [pc, #368]	@ (800aac4 <_dtoa_r+0x2e4>)
 800a954:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95c:	f7f6 f82e 	bl	80009bc <__aeabi_dcmplt>
 800a960:	2800      	cmp	r0, #0
 800a962:	d04a      	beq.n	800a9fa <_dtoa_r+0x21a>
 800a964:	2300      	movs	r3, #0
 800a966:	3f01      	subs	r7, #1
 800a968:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a96a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a96c:	1b9b      	subs	r3, r3, r6
 800a96e:	1e5a      	subs	r2, r3, #1
 800a970:	bf46      	itte	mi
 800a972:	f1c3 0801 	rsbmi	r8, r3, #1
 800a976:	2300      	movmi	r3, #0
 800a978:	f04f 0800 	movpl.w	r8, #0
 800a97c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a97e:	bf48      	it	mi
 800a980:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a982:	2f00      	cmp	r7, #0
 800a984:	db3b      	blt.n	800a9fe <_dtoa_r+0x21e>
 800a986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a988:	970e      	str	r7, [sp, #56]	@ 0x38
 800a98a:	443b      	add	r3, r7
 800a98c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a98e:	2300      	movs	r3, #0
 800a990:	930a      	str	r3, [sp, #40]	@ 0x28
 800a992:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a994:	2b09      	cmp	r3, #9
 800a996:	d866      	bhi.n	800aa66 <_dtoa_r+0x286>
 800a998:	2b05      	cmp	r3, #5
 800a99a:	bfc4      	itt	gt
 800a99c:	3b04      	subgt	r3, #4
 800a99e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a9a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a9a2:	bfc8      	it	gt
 800a9a4:	2400      	movgt	r4, #0
 800a9a6:	f1a3 0302 	sub.w	r3, r3, #2
 800a9aa:	bfd8      	it	le
 800a9ac:	2401      	movle	r4, #1
 800a9ae:	2b03      	cmp	r3, #3
 800a9b0:	d864      	bhi.n	800aa7c <_dtoa_r+0x29c>
 800a9b2:	e8df f003 	tbb	[pc, r3]
 800a9b6:	382b      	.short	0x382b
 800a9b8:	5636      	.short	0x5636
 800a9ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a9be:	441e      	add	r6, r3
 800a9c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a9c4:	2b20      	cmp	r3, #32
 800a9c6:	bfc1      	itttt	gt
 800a9c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a9cc:	fa08 f803 	lslgt.w	r8, r8, r3
 800a9d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a9d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a9d8:	bfd6      	itet	le
 800a9da:	f1c3 0320 	rsble	r3, r3, #32
 800a9de:	ea48 0003 	orrgt.w	r0, r8, r3
 800a9e2:	fa04 f003 	lslle.w	r0, r4, r3
 800a9e6:	f7f5 fcfd 	bl	80003e4 <__aeabi_ui2d>
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a9f0:	3e01      	subs	r6, #1
 800a9f2:	9212      	str	r2, [sp, #72]	@ 0x48
 800a9f4:	e775      	b.n	800a8e2 <_dtoa_r+0x102>
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	e7b6      	b.n	800a968 <_dtoa_r+0x188>
 800a9fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a9fc:	e7b5      	b.n	800a96a <_dtoa_r+0x18a>
 800a9fe:	427b      	negs	r3, r7
 800aa00:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa02:	2300      	movs	r3, #0
 800aa04:	eba8 0807 	sub.w	r8, r8, r7
 800aa08:	930e      	str	r3, [sp, #56]	@ 0x38
 800aa0a:	e7c2      	b.n	800a992 <_dtoa_r+0x1b2>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	dc35      	bgt.n	800aa82 <_dtoa_r+0x2a2>
 800aa16:	2301      	movs	r3, #1
 800aa18:	461a      	mov	r2, r3
 800aa1a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800aa1e:	9221      	str	r2, [sp, #132]	@ 0x84
 800aa20:	e00b      	b.n	800aa3a <_dtoa_r+0x25a>
 800aa22:	2301      	movs	r3, #1
 800aa24:	e7f3      	b.n	800aa0e <_dtoa_r+0x22e>
 800aa26:	2300      	movs	r3, #0
 800aa28:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa2c:	18fb      	adds	r3, r7, r3
 800aa2e:	9308      	str	r3, [sp, #32]
 800aa30:	3301      	adds	r3, #1
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	9307      	str	r3, [sp, #28]
 800aa36:	bfb8      	it	lt
 800aa38:	2301      	movlt	r3, #1
 800aa3a:	2100      	movs	r1, #0
 800aa3c:	2204      	movs	r2, #4
 800aa3e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800aa42:	f102 0514 	add.w	r5, r2, #20
 800aa46:	429d      	cmp	r5, r3
 800aa48:	d91f      	bls.n	800aa8a <_dtoa_r+0x2aa>
 800aa4a:	6041      	str	r1, [r0, #4]
 800aa4c:	4658      	mov	r0, fp
 800aa4e:	f000 fd8d 	bl	800b56c <_Balloc>
 800aa52:	4682      	mov	sl, r0
 800aa54:	2800      	cmp	r0, #0
 800aa56:	d139      	bne.n	800aacc <_dtoa_r+0x2ec>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	f240 11af 	movw	r1, #431	@ 0x1af
 800aa5e:	4b1a      	ldr	r3, [pc, #104]	@ (800aac8 <_dtoa_r+0x2e8>)
 800aa60:	e6d2      	b.n	800a808 <_dtoa_r+0x28>
 800aa62:	2301      	movs	r3, #1
 800aa64:	e7e0      	b.n	800aa28 <_dtoa_r+0x248>
 800aa66:	2401      	movs	r4, #1
 800aa68:	2300      	movs	r3, #0
 800aa6a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aa6c:	9320      	str	r3, [sp, #128]	@ 0x80
 800aa6e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa72:	2200      	movs	r2, #0
 800aa74:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800aa78:	2312      	movs	r3, #18
 800aa7a:	e7d0      	b.n	800aa1e <_dtoa_r+0x23e>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa80:	e7f5      	b.n	800aa6e <_dtoa_r+0x28e>
 800aa82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa84:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800aa88:	e7d7      	b.n	800aa3a <_dtoa_r+0x25a>
 800aa8a:	3101      	adds	r1, #1
 800aa8c:	0052      	lsls	r2, r2, #1
 800aa8e:	e7d8      	b.n	800aa42 <_dtoa_r+0x262>
 800aa90:	636f4361 	.word	0x636f4361
 800aa94:	3fd287a7 	.word	0x3fd287a7
 800aa98:	8b60c8b3 	.word	0x8b60c8b3
 800aa9c:	3fc68a28 	.word	0x3fc68a28
 800aaa0:	509f79fb 	.word	0x509f79fb
 800aaa4:	3fd34413 	.word	0x3fd34413
 800aaa8:	08011e83 	.word	0x08011e83
 800aaac:	08011e9a 	.word	0x08011e9a
 800aab0:	7ff00000 	.word	0x7ff00000
 800aab4:	08011e7f 	.word	0x08011e7f
 800aab8:	08011e4e 	.word	0x08011e4e
 800aabc:	08011e4d 	.word	0x08011e4d
 800aac0:	3ff80000 	.word	0x3ff80000
 800aac4:	08011f90 	.word	0x08011f90
 800aac8:	08011ef2 	.word	0x08011ef2
 800aacc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aad0:	6018      	str	r0, [r3, #0]
 800aad2:	9b07      	ldr	r3, [sp, #28]
 800aad4:	2b0e      	cmp	r3, #14
 800aad6:	f200 80a4 	bhi.w	800ac22 <_dtoa_r+0x442>
 800aada:	2c00      	cmp	r4, #0
 800aadc:	f000 80a1 	beq.w	800ac22 <_dtoa_r+0x442>
 800aae0:	2f00      	cmp	r7, #0
 800aae2:	dd33      	ble.n	800ab4c <_dtoa_r+0x36c>
 800aae4:	4b86      	ldr	r3, [pc, #536]	@ (800ad00 <_dtoa_r+0x520>)
 800aae6:	f007 020f 	and.w	r2, r7, #15
 800aaea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aaee:	05f8      	lsls	r0, r7, #23
 800aaf0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aaf4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aaf8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aafc:	d516      	bpl.n	800ab2c <_dtoa_r+0x34c>
 800aafe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab02:	4b80      	ldr	r3, [pc, #512]	@ (800ad04 <_dtoa_r+0x524>)
 800ab04:	2603      	movs	r6, #3
 800ab06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab0a:	f7f5 fe0f 	bl	800072c <__aeabi_ddiv>
 800ab0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab12:	f004 040f 	and.w	r4, r4, #15
 800ab16:	4d7b      	ldr	r5, [pc, #492]	@ (800ad04 <_dtoa_r+0x524>)
 800ab18:	b954      	cbnz	r4, 800ab30 <_dtoa_r+0x350>
 800ab1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab22:	f7f5 fe03 	bl	800072c <__aeabi_ddiv>
 800ab26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab2a:	e028      	b.n	800ab7e <_dtoa_r+0x39e>
 800ab2c:	2602      	movs	r6, #2
 800ab2e:	e7f2      	b.n	800ab16 <_dtoa_r+0x336>
 800ab30:	07e1      	lsls	r1, r4, #31
 800ab32:	d508      	bpl.n	800ab46 <_dtoa_r+0x366>
 800ab34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab38:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab3c:	f7f5 fccc 	bl	80004d8 <__aeabi_dmul>
 800ab40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab44:	3601      	adds	r6, #1
 800ab46:	1064      	asrs	r4, r4, #1
 800ab48:	3508      	adds	r5, #8
 800ab4a:	e7e5      	b.n	800ab18 <_dtoa_r+0x338>
 800ab4c:	f000 80d2 	beq.w	800acf4 <_dtoa_r+0x514>
 800ab50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab54:	427c      	negs	r4, r7
 800ab56:	4b6a      	ldr	r3, [pc, #424]	@ (800ad00 <_dtoa_r+0x520>)
 800ab58:	f004 020f 	and.w	r2, r4, #15
 800ab5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab64:	f7f5 fcb8 	bl	80004d8 <__aeabi_dmul>
 800ab68:	2602      	movs	r6, #2
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab70:	4d64      	ldr	r5, [pc, #400]	@ (800ad04 <_dtoa_r+0x524>)
 800ab72:	1124      	asrs	r4, r4, #4
 800ab74:	2c00      	cmp	r4, #0
 800ab76:	f040 80b2 	bne.w	800acde <_dtoa_r+0x4fe>
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d1d3      	bne.n	800ab26 <_dtoa_r+0x346>
 800ab7e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ab82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 80b7 	beq.w	800acf8 <_dtoa_r+0x518>
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	4629      	mov	r1, r5
 800ab90:	4b5d      	ldr	r3, [pc, #372]	@ (800ad08 <_dtoa_r+0x528>)
 800ab92:	f7f5 ff13 	bl	80009bc <__aeabi_dcmplt>
 800ab96:	2800      	cmp	r0, #0
 800ab98:	f000 80ae 	beq.w	800acf8 <_dtoa_r+0x518>
 800ab9c:	9b07      	ldr	r3, [sp, #28]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f000 80aa 	beq.w	800acf8 <_dtoa_r+0x518>
 800aba4:	9b08      	ldr	r3, [sp, #32]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	dd37      	ble.n	800ac1a <_dtoa_r+0x43a>
 800abaa:	1e7b      	subs	r3, r7, #1
 800abac:	4620      	mov	r0, r4
 800abae:	9304      	str	r3, [sp, #16]
 800abb0:	2200      	movs	r2, #0
 800abb2:	4629      	mov	r1, r5
 800abb4:	4b55      	ldr	r3, [pc, #340]	@ (800ad0c <_dtoa_r+0x52c>)
 800abb6:	f7f5 fc8f 	bl	80004d8 <__aeabi_dmul>
 800abba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abbe:	9c08      	ldr	r4, [sp, #32]
 800abc0:	3601      	adds	r6, #1
 800abc2:	4630      	mov	r0, r6
 800abc4:	f7f5 fc1e 	bl	8000404 <__aeabi_i2d>
 800abc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abcc:	f7f5 fc84 	bl	80004d8 <__aeabi_dmul>
 800abd0:	2200      	movs	r2, #0
 800abd2:	4b4f      	ldr	r3, [pc, #316]	@ (800ad10 <_dtoa_r+0x530>)
 800abd4:	f7f5 faca 	bl	800016c <__adddf3>
 800abd8:	4605      	mov	r5, r0
 800abda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800abde:	2c00      	cmp	r4, #0
 800abe0:	f040 809a 	bne.w	800ad18 <_dtoa_r+0x538>
 800abe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abe8:	2200      	movs	r2, #0
 800abea:	4b4a      	ldr	r3, [pc, #296]	@ (800ad14 <_dtoa_r+0x534>)
 800abec:	f7f5 fabc 	bl	8000168 <__aeabi_dsub>
 800abf0:	4602      	mov	r2, r0
 800abf2:	460b      	mov	r3, r1
 800abf4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800abf8:	462a      	mov	r2, r5
 800abfa:	4633      	mov	r3, r6
 800abfc:	f7f5 fefc 	bl	80009f8 <__aeabi_dcmpgt>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	f040 828e 	bne.w	800b122 <_dtoa_r+0x942>
 800ac06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac0a:	462a      	mov	r2, r5
 800ac0c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ac10:	f7f5 fed4 	bl	80009bc <__aeabi_dcmplt>
 800ac14:	2800      	cmp	r0, #0
 800ac16:	f040 8127 	bne.w	800ae68 <_dtoa_r+0x688>
 800ac1a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ac1e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ac22:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	f2c0 8163 	blt.w	800aef0 <_dtoa_r+0x710>
 800ac2a:	2f0e      	cmp	r7, #14
 800ac2c:	f300 8160 	bgt.w	800aef0 <_dtoa_r+0x710>
 800ac30:	4b33      	ldr	r3, [pc, #204]	@ (800ad00 <_dtoa_r+0x520>)
 800ac32:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ac36:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac3a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	da03      	bge.n	800ac4c <_dtoa_r+0x46c>
 800ac44:	9b07      	ldr	r3, [sp, #28]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	f340 8100 	ble.w	800ae4c <_dtoa_r+0x66c>
 800ac4c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ac50:	4656      	mov	r6, sl
 800ac52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac56:	4620      	mov	r0, r4
 800ac58:	4629      	mov	r1, r5
 800ac5a:	f7f5 fd67 	bl	800072c <__aeabi_ddiv>
 800ac5e:	f7f5 feeb 	bl	8000a38 <__aeabi_d2iz>
 800ac62:	4680      	mov	r8, r0
 800ac64:	f7f5 fbce 	bl	8000404 <__aeabi_i2d>
 800ac68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac6c:	f7f5 fc34 	bl	80004d8 <__aeabi_dmul>
 800ac70:	4602      	mov	r2, r0
 800ac72:	460b      	mov	r3, r1
 800ac74:	4620      	mov	r0, r4
 800ac76:	4629      	mov	r1, r5
 800ac78:	f7f5 fa76 	bl	8000168 <__aeabi_dsub>
 800ac7c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ac80:	9d07      	ldr	r5, [sp, #28]
 800ac82:	f806 4b01 	strb.w	r4, [r6], #1
 800ac86:	eba6 040a 	sub.w	r4, r6, sl
 800ac8a:	42a5      	cmp	r5, r4
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	460b      	mov	r3, r1
 800ac90:	f040 8116 	bne.w	800aec0 <_dtoa_r+0x6e0>
 800ac94:	f7f5 fa6a 	bl	800016c <__adddf3>
 800ac98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac9c:	4604      	mov	r4, r0
 800ac9e:	460d      	mov	r5, r1
 800aca0:	f7f5 feaa 	bl	80009f8 <__aeabi_dcmpgt>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	f040 80f8 	bne.w	800ae9a <_dtoa_r+0x6ba>
 800acaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acae:	4620      	mov	r0, r4
 800acb0:	4629      	mov	r1, r5
 800acb2:	f7f5 fe79 	bl	80009a8 <__aeabi_dcmpeq>
 800acb6:	b118      	cbz	r0, 800acc0 <_dtoa_r+0x4e0>
 800acb8:	f018 0f01 	tst.w	r8, #1
 800acbc:	f040 80ed 	bne.w	800ae9a <_dtoa_r+0x6ba>
 800acc0:	4649      	mov	r1, r9
 800acc2:	4658      	mov	r0, fp
 800acc4:	f000 fc92 	bl	800b5ec <_Bfree>
 800acc8:	2300      	movs	r3, #0
 800acca:	7033      	strb	r3, [r6, #0]
 800accc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800acce:	3701      	adds	r7, #1
 800acd0:	601f      	str	r7, [r3, #0]
 800acd2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	f000 8320 	beq.w	800b31a <_dtoa_r+0xb3a>
 800acda:	601e      	str	r6, [r3, #0]
 800acdc:	e31d      	b.n	800b31a <_dtoa_r+0xb3a>
 800acde:	07e2      	lsls	r2, r4, #31
 800ace0:	d505      	bpl.n	800acee <_dtoa_r+0x50e>
 800ace2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ace6:	f7f5 fbf7 	bl	80004d8 <__aeabi_dmul>
 800acea:	2301      	movs	r3, #1
 800acec:	3601      	adds	r6, #1
 800acee:	1064      	asrs	r4, r4, #1
 800acf0:	3508      	adds	r5, #8
 800acf2:	e73f      	b.n	800ab74 <_dtoa_r+0x394>
 800acf4:	2602      	movs	r6, #2
 800acf6:	e742      	b.n	800ab7e <_dtoa_r+0x39e>
 800acf8:	9c07      	ldr	r4, [sp, #28]
 800acfa:	9704      	str	r7, [sp, #16]
 800acfc:	e761      	b.n	800abc2 <_dtoa_r+0x3e2>
 800acfe:	bf00      	nop
 800ad00:	08011f90 	.word	0x08011f90
 800ad04:	08011f68 	.word	0x08011f68
 800ad08:	3ff00000 	.word	0x3ff00000
 800ad0c:	40240000 	.word	0x40240000
 800ad10:	401c0000 	.word	0x401c0000
 800ad14:	40140000 	.word	0x40140000
 800ad18:	4b70      	ldr	r3, [pc, #448]	@ (800aedc <_dtoa_r+0x6fc>)
 800ad1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ad24:	4454      	add	r4, sl
 800ad26:	2900      	cmp	r1, #0
 800ad28:	d045      	beq.n	800adb6 <_dtoa_r+0x5d6>
 800ad2a:	2000      	movs	r0, #0
 800ad2c:	496c      	ldr	r1, [pc, #432]	@ (800aee0 <_dtoa_r+0x700>)
 800ad2e:	f7f5 fcfd 	bl	800072c <__aeabi_ddiv>
 800ad32:	4633      	mov	r3, r6
 800ad34:	462a      	mov	r2, r5
 800ad36:	f7f5 fa17 	bl	8000168 <__aeabi_dsub>
 800ad3a:	4656      	mov	r6, sl
 800ad3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad44:	f7f5 fe78 	bl	8000a38 <__aeabi_d2iz>
 800ad48:	4605      	mov	r5, r0
 800ad4a:	f7f5 fb5b 	bl	8000404 <__aeabi_i2d>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	460b      	mov	r3, r1
 800ad52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad56:	f7f5 fa07 	bl	8000168 <__aeabi_dsub>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	3530      	adds	r5, #48	@ 0x30
 800ad60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad68:	f806 5b01 	strb.w	r5, [r6], #1
 800ad6c:	f7f5 fe26 	bl	80009bc <__aeabi_dcmplt>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	d163      	bne.n	800ae3c <_dtoa_r+0x65c>
 800ad74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad78:	2000      	movs	r0, #0
 800ad7a:	495a      	ldr	r1, [pc, #360]	@ (800aee4 <_dtoa_r+0x704>)
 800ad7c:	f7f5 f9f4 	bl	8000168 <__aeabi_dsub>
 800ad80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad84:	f7f5 fe1a 	bl	80009bc <__aeabi_dcmplt>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	f040 8087 	bne.w	800ae9c <_dtoa_r+0x6bc>
 800ad8e:	42a6      	cmp	r6, r4
 800ad90:	f43f af43 	beq.w	800ac1a <_dtoa_r+0x43a>
 800ad94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad98:	2200      	movs	r2, #0
 800ad9a:	4b53      	ldr	r3, [pc, #332]	@ (800aee8 <_dtoa_r+0x708>)
 800ad9c:	f7f5 fb9c 	bl	80004d8 <__aeabi_dmul>
 800ada0:	2200      	movs	r2, #0
 800ada2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ada6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adaa:	4b4f      	ldr	r3, [pc, #316]	@ (800aee8 <_dtoa_r+0x708>)
 800adac:	f7f5 fb94 	bl	80004d8 <__aeabi_dmul>
 800adb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adb4:	e7c4      	b.n	800ad40 <_dtoa_r+0x560>
 800adb6:	4631      	mov	r1, r6
 800adb8:	4628      	mov	r0, r5
 800adba:	f7f5 fb8d 	bl	80004d8 <__aeabi_dmul>
 800adbe:	4656      	mov	r6, sl
 800adc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800adc4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800adc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adca:	f7f5 fe35 	bl	8000a38 <__aeabi_d2iz>
 800adce:	4605      	mov	r5, r0
 800add0:	f7f5 fb18 	bl	8000404 <__aeabi_i2d>
 800add4:	4602      	mov	r2, r0
 800add6:	460b      	mov	r3, r1
 800add8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800addc:	f7f5 f9c4 	bl	8000168 <__aeabi_dsub>
 800ade0:	4602      	mov	r2, r0
 800ade2:	460b      	mov	r3, r1
 800ade4:	3530      	adds	r5, #48	@ 0x30
 800ade6:	f806 5b01 	strb.w	r5, [r6], #1
 800adea:	42a6      	cmp	r6, r4
 800adec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800adf0:	f04f 0200 	mov.w	r2, #0
 800adf4:	d124      	bne.n	800ae40 <_dtoa_r+0x660>
 800adf6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800adfa:	4b39      	ldr	r3, [pc, #228]	@ (800aee0 <_dtoa_r+0x700>)
 800adfc:	f7f5 f9b6 	bl	800016c <__adddf3>
 800ae00:	4602      	mov	r2, r0
 800ae02:	460b      	mov	r3, r1
 800ae04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae08:	f7f5 fdf6 	bl	80009f8 <__aeabi_dcmpgt>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	d145      	bne.n	800ae9c <_dtoa_r+0x6bc>
 800ae10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ae14:	2000      	movs	r0, #0
 800ae16:	4932      	ldr	r1, [pc, #200]	@ (800aee0 <_dtoa_r+0x700>)
 800ae18:	f7f5 f9a6 	bl	8000168 <__aeabi_dsub>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	460b      	mov	r3, r1
 800ae20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae24:	f7f5 fdca 	bl	80009bc <__aeabi_dcmplt>
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	f43f aef6 	beq.w	800ac1a <_dtoa_r+0x43a>
 800ae2e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ae30:	1e73      	subs	r3, r6, #1
 800ae32:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ae38:	2b30      	cmp	r3, #48	@ 0x30
 800ae3a:	d0f8      	beq.n	800ae2e <_dtoa_r+0x64e>
 800ae3c:	9f04      	ldr	r7, [sp, #16]
 800ae3e:	e73f      	b.n	800acc0 <_dtoa_r+0x4e0>
 800ae40:	4b29      	ldr	r3, [pc, #164]	@ (800aee8 <_dtoa_r+0x708>)
 800ae42:	f7f5 fb49 	bl	80004d8 <__aeabi_dmul>
 800ae46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ae4a:	e7bc      	b.n	800adc6 <_dtoa_r+0x5e6>
 800ae4c:	d10c      	bne.n	800ae68 <_dtoa_r+0x688>
 800ae4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae52:	2200      	movs	r2, #0
 800ae54:	4b25      	ldr	r3, [pc, #148]	@ (800aeec <_dtoa_r+0x70c>)
 800ae56:	f7f5 fb3f 	bl	80004d8 <__aeabi_dmul>
 800ae5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ae5e:	f7f5 fdc1 	bl	80009e4 <__aeabi_dcmpge>
 800ae62:	2800      	cmp	r0, #0
 800ae64:	f000 815b 	beq.w	800b11e <_dtoa_r+0x93e>
 800ae68:	2400      	movs	r4, #0
 800ae6a:	4625      	mov	r5, r4
 800ae6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae6e:	4656      	mov	r6, sl
 800ae70:	43db      	mvns	r3, r3
 800ae72:	9304      	str	r3, [sp, #16]
 800ae74:	2700      	movs	r7, #0
 800ae76:	4621      	mov	r1, r4
 800ae78:	4658      	mov	r0, fp
 800ae7a:	f000 fbb7 	bl	800b5ec <_Bfree>
 800ae7e:	2d00      	cmp	r5, #0
 800ae80:	d0dc      	beq.n	800ae3c <_dtoa_r+0x65c>
 800ae82:	b12f      	cbz	r7, 800ae90 <_dtoa_r+0x6b0>
 800ae84:	42af      	cmp	r7, r5
 800ae86:	d003      	beq.n	800ae90 <_dtoa_r+0x6b0>
 800ae88:	4639      	mov	r1, r7
 800ae8a:	4658      	mov	r0, fp
 800ae8c:	f000 fbae 	bl	800b5ec <_Bfree>
 800ae90:	4629      	mov	r1, r5
 800ae92:	4658      	mov	r0, fp
 800ae94:	f000 fbaa 	bl	800b5ec <_Bfree>
 800ae98:	e7d0      	b.n	800ae3c <_dtoa_r+0x65c>
 800ae9a:	9704      	str	r7, [sp, #16]
 800ae9c:	4633      	mov	r3, r6
 800ae9e:	461e      	mov	r6, r3
 800aea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aea4:	2a39      	cmp	r2, #57	@ 0x39
 800aea6:	d107      	bne.n	800aeb8 <_dtoa_r+0x6d8>
 800aea8:	459a      	cmp	sl, r3
 800aeaa:	d1f8      	bne.n	800ae9e <_dtoa_r+0x6be>
 800aeac:	9a04      	ldr	r2, [sp, #16]
 800aeae:	3201      	adds	r2, #1
 800aeb0:	9204      	str	r2, [sp, #16]
 800aeb2:	2230      	movs	r2, #48	@ 0x30
 800aeb4:	f88a 2000 	strb.w	r2, [sl]
 800aeb8:	781a      	ldrb	r2, [r3, #0]
 800aeba:	3201      	adds	r2, #1
 800aebc:	701a      	strb	r2, [r3, #0]
 800aebe:	e7bd      	b.n	800ae3c <_dtoa_r+0x65c>
 800aec0:	2200      	movs	r2, #0
 800aec2:	4b09      	ldr	r3, [pc, #36]	@ (800aee8 <_dtoa_r+0x708>)
 800aec4:	f7f5 fb08 	bl	80004d8 <__aeabi_dmul>
 800aec8:	2200      	movs	r2, #0
 800aeca:	2300      	movs	r3, #0
 800aecc:	4604      	mov	r4, r0
 800aece:	460d      	mov	r5, r1
 800aed0:	f7f5 fd6a 	bl	80009a8 <__aeabi_dcmpeq>
 800aed4:	2800      	cmp	r0, #0
 800aed6:	f43f aebc 	beq.w	800ac52 <_dtoa_r+0x472>
 800aeda:	e6f1      	b.n	800acc0 <_dtoa_r+0x4e0>
 800aedc:	08011f90 	.word	0x08011f90
 800aee0:	3fe00000 	.word	0x3fe00000
 800aee4:	3ff00000 	.word	0x3ff00000
 800aee8:	40240000 	.word	0x40240000
 800aeec:	40140000 	.word	0x40140000
 800aef0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800aef2:	2a00      	cmp	r2, #0
 800aef4:	f000 80db 	beq.w	800b0ae <_dtoa_r+0x8ce>
 800aef8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aefa:	2a01      	cmp	r2, #1
 800aefc:	f300 80bf 	bgt.w	800b07e <_dtoa_r+0x89e>
 800af00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800af02:	2a00      	cmp	r2, #0
 800af04:	f000 80b7 	beq.w	800b076 <_dtoa_r+0x896>
 800af08:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800af0c:	4646      	mov	r6, r8
 800af0e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800af10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af12:	2101      	movs	r1, #1
 800af14:	441a      	add	r2, r3
 800af16:	4658      	mov	r0, fp
 800af18:	4498      	add	r8, r3
 800af1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800af1c:	f000 fc64 	bl	800b7e8 <__i2b>
 800af20:	4605      	mov	r5, r0
 800af22:	b15e      	cbz	r6, 800af3c <_dtoa_r+0x75c>
 800af24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af26:	2b00      	cmp	r3, #0
 800af28:	dd08      	ble.n	800af3c <_dtoa_r+0x75c>
 800af2a:	42b3      	cmp	r3, r6
 800af2c:	bfa8      	it	ge
 800af2e:	4633      	movge	r3, r6
 800af30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af32:	eba8 0803 	sub.w	r8, r8, r3
 800af36:	1af6      	subs	r6, r6, r3
 800af38:	1ad3      	subs	r3, r2, r3
 800af3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af3e:	b1f3      	cbz	r3, 800af7e <_dtoa_r+0x79e>
 800af40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af42:	2b00      	cmp	r3, #0
 800af44:	f000 80b7 	beq.w	800b0b6 <_dtoa_r+0x8d6>
 800af48:	b18c      	cbz	r4, 800af6e <_dtoa_r+0x78e>
 800af4a:	4629      	mov	r1, r5
 800af4c:	4622      	mov	r2, r4
 800af4e:	4658      	mov	r0, fp
 800af50:	f000 fd08 	bl	800b964 <__pow5mult>
 800af54:	464a      	mov	r2, r9
 800af56:	4601      	mov	r1, r0
 800af58:	4605      	mov	r5, r0
 800af5a:	4658      	mov	r0, fp
 800af5c:	f000 fc5a 	bl	800b814 <__multiply>
 800af60:	4649      	mov	r1, r9
 800af62:	9004      	str	r0, [sp, #16]
 800af64:	4658      	mov	r0, fp
 800af66:	f000 fb41 	bl	800b5ec <_Bfree>
 800af6a:	9b04      	ldr	r3, [sp, #16]
 800af6c:	4699      	mov	r9, r3
 800af6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af70:	1b1a      	subs	r2, r3, r4
 800af72:	d004      	beq.n	800af7e <_dtoa_r+0x79e>
 800af74:	4649      	mov	r1, r9
 800af76:	4658      	mov	r0, fp
 800af78:	f000 fcf4 	bl	800b964 <__pow5mult>
 800af7c:	4681      	mov	r9, r0
 800af7e:	2101      	movs	r1, #1
 800af80:	4658      	mov	r0, fp
 800af82:	f000 fc31 	bl	800b7e8 <__i2b>
 800af86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af88:	4604      	mov	r4, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f000 81c9 	beq.w	800b322 <_dtoa_r+0xb42>
 800af90:	461a      	mov	r2, r3
 800af92:	4601      	mov	r1, r0
 800af94:	4658      	mov	r0, fp
 800af96:	f000 fce5 	bl	800b964 <__pow5mult>
 800af9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800af9c:	4604      	mov	r4, r0
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	f300 808f 	bgt.w	800b0c2 <_dtoa_r+0x8e2>
 800afa4:	9b02      	ldr	r3, [sp, #8]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	f040 8087 	bne.w	800b0ba <_dtoa_r+0x8da>
 800afac:	9b03      	ldr	r3, [sp, #12]
 800afae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	f040 8083 	bne.w	800b0be <_dtoa_r+0x8de>
 800afb8:	9b03      	ldr	r3, [sp, #12]
 800afba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800afbe:	0d1b      	lsrs	r3, r3, #20
 800afc0:	051b      	lsls	r3, r3, #20
 800afc2:	b12b      	cbz	r3, 800afd0 <_dtoa_r+0x7f0>
 800afc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc6:	f108 0801 	add.w	r8, r8, #1
 800afca:	3301      	adds	r3, #1
 800afcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800afce:	2301      	movs	r3, #1
 800afd0:	930a      	str	r3, [sp, #40]	@ 0x28
 800afd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	f000 81aa 	beq.w	800b32e <_dtoa_r+0xb4e>
 800afda:	6923      	ldr	r3, [r4, #16]
 800afdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afe0:	6918      	ldr	r0, [r3, #16]
 800afe2:	f000 fbb5 	bl	800b750 <__hi0bits>
 800afe6:	f1c0 0020 	rsb	r0, r0, #32
 800afea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afec:	4418      	add	r0, r3
 800afee:	f010 001f 	ands.w	r0, r0, #31
 800aff2:	d071      	beq.n	800b0d8 <_dtoa_r+0x8f8>
 800aff4:	f1c0 0320 	rsb	r3, r0, #32
 800aff8:	2b04      	cmp	r3, #4
 800affa:	dd65      	ble.n	800b0c8 <_dtoa_r+0x8e8>
 800affc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800affe:	f1c0 001c 	rsb	r0, r0, #28
 800b002:	4403      	add	r3, r0
 800b004:	4480      	add	r8, r0
 800b006:	4406      	add	r6, r0
 800b008:	9309      	str	r3, [sp, #36]	@ 0x24
 800b00a:	f1b8 0f00 	cmp.w	r8, #0
 800b00e:	dd05      	ble.n	800b01c <_dtoa_r+0x83c>
 800b010:	4649      	mov	r1, r9
 800b012:	4642      	mov	r2, r8
 800b014:	4658      	mov	r0, fp
 800b016:	f000 fcff 	bl	800ba18 <__lshift>
 800b01a:	4681      	mov	r9, r0
 800b01c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b01e:	2b00      	cmp	r3, #0
 800b020:	dd05      	ble.n	800b02e <_dtoa_r+0x84e>
 800b022:	4621      	mov	r1, r4
 800b024:	461a      	mov	r2, r3
 800b026:	4658      	mov	r0, fp
 800b028:	f000 fcf6 	bl	800ba18 <__lshift>
 800b02c:	4604      	mov	r4, r0
 800b02e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b030:	2b00      	cmp	r3, #0
 800b032:	d053      	beq.n	800b0dc <_dtoa_r+0x8fc>
 800b034:	4621      	mov	r1, r4
 800b036:	4648      	mov	r0, r9
 800b038:	f000 fd5a 	bl	800baf0 <__mcmp>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	da4d      	bge.n	800b0dc <_dtoa_r+0x8fc>
 800b040:	1e7b      	subs	r3, r7, #1
 800b042:	4649      	mov	r1, r9
 800b044:	9304      	str	r3, [sp, #16]
 800b046:	220a      	movs	r2, #10
 800b048:	2300      	movs	r3, #0
 800b04a:	4658      	mov	r0, fp
 800b04c:	f000 faf0 	bl	800b630 <__multadd>
 800b050:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b052:	4681      	mov	r9, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 816c 	beq.w	800b332 <_dtoa_r+0xb52>
 800b05a:	2300      	movs	r3, #0
 800b05c:	4629      	mov	r1, r5
 800b05e:	220a      	movs	r2, #10
 800b060:	4658      	mov	r0, fp
 800b062:	f000 fae5 	bl	800b630 <__multadd>
 800b066:	9b08      	ldr	r3, [sp, #32]
 800b068:	4605      	mov	r5, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	dc61      	bgt.n	800b132 <_dtoa_r+0x952>
 800b06e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b070:	2b02      	cmp	r3, #2
 800b072:	dc3b      	bgt.n	800b0ec <_dtoa_r+0x90c>
 800b074:	e05d      	b.n	800b132 <_dtoa_r+0x952>
 800b076:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b078:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b07c:	e746      	b.n	800af0c <_dtoa_r+0x72c>
 800b07e:	9b07      	ldr	r3, [sp, #28]
 800b080:	1e5c      	subs	r4, r3, #1
 800b082:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b084:	42a3      	cmp	r3, r4
 800b086:	bfbf      	itttt	lt
 800b088:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b08a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800b08c:	1ae3      	sublt	r3, r4, r3
 800b08e:	18d2      	addlt	r2, r2, r3
 800b090:	bfa8      	it	ge
 800b092:	1b1c      	subge	r4, r3, r4
 800b094:	9b07      	ldr	r3, [sp, #28]
 800b096:	bfbe      	ittt	lt
 800b098:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b09a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800b09c:	2400      	movlt	r4, #0
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	bfb5      	itete	lt
 800b0a2:	eba8 0603 	sublt.w	r6, r8, r3
 800b0a6:	4646      	movge	r6, r8
 800b0a8:	2300      	movlt	r3, #0
 800b0aa:	9b07      	ldrge	r3, [sp, #28]
 800b0ac:	e730      	b.n	800af10 <_dtoa_r+0x730>
 800b0ae:	4646      	mov	r6, r8
 800b0b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b0b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b0b4:	e735      	b.n	800af22 <_dtoa_r+0x742>
 800b0b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0b8:	e75c      	b.n	800af74 <_dtoa_r+0x794>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	e788      	b.n	800afd0 <_dtoa_r+0x7f0>
 800b0be:	9b02      	ldr	r3, [sp, #8]
 800b0c0:	e786      	b.n	800afd0 <_dtoa_r+0x7f0>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0c6:	e788      	b.n	800afda <_dtoa_r+0x7fa>
 800b0c8:	d09f      	beq.n	800b00a <_dtoa_r+0x82a>
 800b0ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0cc:	331c      	adds	r3, #28
 800b0ce:	441a      	add	r2, r3
 800b0d0:	4498      	add	r8, r3
 800b0d2:	441e      	add	r6, r3
 800b0d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0d6:	e798      	b.n	800b00a <_dtoa_r+0x82a>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	e7f6      	b.n	800b0ca <_dtoa_r+0x8ea>
 800b0dc:	9b07      	ldr	r3, [sp, #28]
 800b0de:	9704      	str	r7, [sp, #16]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	dc20      	bgt.n	800b126 <_dtoa_r+0x946>
 800b0e4:	9308      	str	r3, [sp, #32]
 800b0e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b0e8:	2b02      	cmp	r3, #2
 800b0ea:	dd1e      	ble.n	800b12a <_dtoa_r+0x94a>
 800b0ec:	9b08      	ldr	r3, [sp, #32]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f47f aebc 	bne.w	800ae6c <_dtoa_r+0x68c>
 800b0f4:	4621      	mov	r1, r4
 800b0f6:	2205      	movs	r2, #5
 800b0f8:	4658      	mov	r0, fp
 800b0fa:	f000 fa99 	bl	800b630 <__multadd>
 800b0fe:	4601      	mov	r1, r0
 800b100:	4604      	mov	r4, r0
 800b102:	4648      	mov	r0, r9
 800b104:	f000 fcf4 	bl	800baf0 <__mcmp>
 800b108:	2800      	cmp	r0, #0
 800b10a:	f77f aeaf 	ble.w	800ae6c <_dtoa_r+0x68c>
 800b10e:	2331      	movs	r3, #49	@ 0x31
 800b110:	4656      	mov	r6, sl
 800b112:	f806 3b01 	strb.w	r3, [r6], #1
 800b116:	9b04      	ldr	r3, [sp, #16]
 800b118:	3301      	adds	r3, #1
 800b11a:	9304      	str	r3, [sp, #16]
 800b11c:	e6aa      	b.n	800ae74 <_dtoa_r+0x694>
 800b11e:	9c07      	ldr	r4, [sp, #28]
 800b120:	9704      	str	r7, [sp, #16]
 800b122:	4625      	mov	r5, r4
 800b124:	e7f3      	b.n	800b10e <_dtoa_r+0x92e>
 800b126:	9b07      	ldr	r3, [sp, #28]
 800b128:	9308      	str	r3, [sp, #32]
 800b12a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	f000 8104 	beq.w	800b33a <_dtoa_r+0xb5a>
 800b132:	2e00      	cmp	r6, #0
 800b134:	dd05      	ble.n	800b142 <_dtoa_r+0x962>
 800b136:	4629      	mov	r1, r5
 800b138:	4632      	mov	r2, r6
 800b13a:	4658      	mov	r0, fp
 800b13c:	f000 fc6c 	bl	800ba18 <__lshift>
 800b140:	4605      	mov	r5, r0
 800b142:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b144:	2b00      	cmp	r3, #0
 800b146:	d05a      	beq.n	800b1fe <_dtoa_r+0xa1e>
 800b148:	4658      	mov	r0, fp
 800b14a:	6869      	ldr	r1, [r5, #4]
 800b14c:	f000 fa0e 	bl	800b56c <_Balloc>
 800b150:	4606      	mov	r6, r0
 800b152:	b928      	cbnz	r0, 800b160 <_dtoa_r+0x980>
 800b154:	4602      	mov	r2, r0
 800b156:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b15a:	4b83      	ldr	r3, [pc, #524]	@ (800b368 <_dtoa_r+0xb88>)
 800b15c:	f7ff bb54 	b.w	800a808 <_dtoa_r+0x28>
 800b160:	692a      	ldr	r2, [r5, #16]
 800b162:	f105 010c 	add.w	r1, r5, #12
 800b166:	3202      	adds	r2, #2
 800b168:	0092      	lsls	r2, r2, #2
 800b16a:	300c      	adds	r0, #12
 800b16c:	f7ff fa9b 	bl	800a6a6 <memcpy>
 800b170:	2201      	movs	r2, #1
 800b172:	4631      	mov	r1, r6
 800b174:	4658      	mov	r0, fp
 800b176:	f000 fc4f 	bl	800ba18 <__lshift>
 800b17a:	462f      	mov	r7, r5
 800b17c:	4605      	mov	r5, r0
 800b17e:	f10a 0301 	add.w	r3, sl, #1
 800b182:	9307      	str	r3, [sp, #28]
 800b184:	9b08      	ldr	r3, [sp, #32]
 800b186:	4453      	add	r3, sl
 800b188:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b18a:	9b02      	ldr	r3, [sp, #8]
 800b18c:	f003 0301 	and.w	r3, r3, #1
 800b190:	930a      	str	r3, [sp, #40]	@ 0x28
 800b192:	9b07      	ldr	r3, [sp, #28]
 800b194:	4621      	mov	r1, r4
 800b196:	3b01      	subs	r3, #1
 800b198:	4648      	mov	r0, r9
 800b19a:	9302      	str	r3, [sp, #8]
 800b19c:	f7ff fa96 	bl	800a6cc <quorem>
 800b1a0:	4639      	mov	r1, r7
 800b1a2:	9008      	str	r0, [sp, #32]
 800b1a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b1a8:	4648      	mov	r0, r9
 800b1aa:	f000 fca1 	bl	800baf0 <__mcmp>
 800b1ae:	462a      	mov	r2, r5
 800b1b0:	9009      	str	r0, [sp, #36]	@ 0x24
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	4658      	mov	r0, fp
 800b1b6:	f000 fcb7 	bl	800bb28 <__mdiff>
 800b1ba:	68c2      	ldr	r2, [r0, #12]
 800b1bc:	4606      	mov	r6, r0
 800b1be:	bb02      	cbnz	r2, 800b202 <_dtoa_r+0xa22>
 800b1c0:	4601      	mov	r1, r0
 800b1c2:	4648      	mov	r0, r9
 800b1c4:	f000 fc94 	bl	800baf0 <__mcmp>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	4658      	mov	r0, fp
 800b1ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800b1d0:	f000 fa0c 	bl	800b5ec <_Bfree>
 800b1d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b1d8:	9e07      	ldr	r6, [sp, #28]
 800b1da:	ea43 0102 	orr.w	r1, r3, r2
 800b1de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1e0:	4319      	orrs	r1, r3
 800b1e2:	d110      	bne.n	800b206 <_dtoa_r+0xa26>
 800b1e4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b1e8:	d029      	beq.n	800b23e <_dtoa_r+0xa5e>
 800b1ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	dd02      	ble.n	800b1f6 <_dtoa_r+0xa16>
 800b1f0:	9b08      	ldr	r3, [sp, #32]
 800b1f2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b1f6:	9b02      	ldr	r3, [sp, #8]
 800b1f8:	f883 8000 	strb.w	r8, [r3]
 800b1fc:	e63b      	b.n	800ae76 <_dtoa_r+0x696>
 800b1fe:	4628      	mov	r0, r5
 800b200:	e7bb      	b.n	800b17a <_dtoa_r+0x99a>
 800b202:	2201      	movs	r2, #1
 800b204:	e7e1      	b.n	800b1ca <_dtoa_r+0x9ea>
 800b206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b208:	2b00      	cmp	r3, #0
 800b20a:	db04      	blt.n	800b216 <_dtoa_r+0xa36>
 800b20c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b20e:	430b      	orrs	r3, r1
 800b210:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b212:	430b      	orrs	r3, r1
 800b214:	d120      	bne.n	800b258 <_dtoa_r+0xa78>
 800b216:	2a00      	cmp	r2, #0
 800b218:	dded      	ble.n	800b1f6 <_dtoa_r+0xa16>
 800b21a:	4649      	mov	r1, r9
 800b21c:	2201      	movs	r2, #1
 800b21e:	4658      	mov	r0, fp
 800b220:	f000 fbfa 	bl	800ba18 <__lshift>
 800b224:	4621      	mov	r1, r4
 800b226:	4681      	mov	r9, r0
 800b228:	f000 fc62 	bl	800baf0 <__mcmp>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	dc03      	bgt.n	800b238 <_dtoa_r+0xa58>
 800b230:	d1e1      	bne.n	800b1f6 <_dtoa_r+0xa16>
 800b232:	f018 0f01 	tst.w	r8, #1
 800b236:	d0de      	beq.n	800b1f6 <_dtoa_r+0xa16>
 800b238:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b23c:	d1d8      	bne.n	800b1f0 <_dtoa_r+0xa10>
 800b23e:	2339      	movs	r3, #57	@ 0x39
 800b240:	9a02      	ldr	r2, [sp, #8]
 800b242:	7013      	strb	r3, [r2, #0]
 800b244:	4633      	mov	r3, r6
 800b246:	461e      	mov	r6, r3
 800b248:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b24c:	3b01      	subs	r3, #1
 800b24e:	2a39      	cmp	r2, #57	@ 0x39
 800b250:	d052      	beq.n	800b2f8 <_dtoa_r+0xb18>
 800b252:	3201      	adds	r2, #1
 800b254:	701a      	strb	r2, [r3, #0]
 800b256:	e60e      	b.n	800ae76 <_dtoa_r+0x696>
 800b258:	2a00      	cmp	r2, #0
 800b25a:	dd07      	ble.n	800b26c <_dtoa_r+0xa8c>
 800b25c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b260:	d0ed      	beq.n	800b23e <_dtoa_r+0xa5e>
 800b262:	9a02      	ldr	r2, [sp, #8]
 800b264:	f108 0301 	add.w	r3, r8, #1
 800b268:	7013      	strb	r3, [r2, #0]
 800b26a:	e604      	b.n	800ae76 <_dtoa_r+0x696>
 800b26c:	9b07      	ldr	r3, [sp, #28]
 800b26e:	9a07      	ldr	r2, [sp, #28]
 800b270:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b274:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b276:	4293      	cmp	r3, r2
 800b278:	d028      	beq.n	800b2cc <_dtoa_r+0xaec>
 800b27a:	4649      	mov	r1, r9
 800b27c:	2300      	movs	r3, #0
 800b27e:	220a      	movs	r2, #10
 800b280:	4658      	mov	r0, fp
 800b282:	f000 f9d5 	bl	800b630 <__multadd>
 800b286:	42af      	cmp	r7, r5
 800b288:	4681      	mov	r9, r0
 800b28a:	f04f 0300 	mov.w	r3, #0
 800b28e:	f04f 020a 	mov.w	r2, #10
 800b292:	4639      	mov	r1, r7
 800b294:	4658      	mov	r0, fp
 800b296:	d107      	bne.n	800b2a8 <_dtoa_r+0xac8>
 800b298:	f000 f9ca 	bl	800b630 <__multadd>
 800b29c:	4607      	mov	r7, r0
 800b29e:	4605      	mov	r5, r0
 800b2a0:	9b07      	ldr	r3, [sp, #28]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	9307      	str	r3, [sp, #28]
 800b2a6:	e774      	b.n	800b192 <_dtoa_r+0x9b2>
 800b2a8:	f000 f9c2 	bl	800b630 <__multadd>
 800b2ac:	4629      	mov	r1, r5
 800b2ae:	4607      	mov	r7, r0
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	220a      	movs	r2, #10
 800b2b4:	4658      	mov	r0, fp
 800b2b6:	f000 f9bb 	bl	800b630 <__multadd>
 800b2ba:	4605      	mov	r5, r0
 800b2bc:	e7f0      	b.n	800b2a0 <_dtoa_r+0xac0>
 800b2be:	9b08      	ldr	r3, [sp, #32]
 800b2c0:	2700      	movs	r7, #0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	bfcc      	ite	gt
 800b2c6:	461e      	movgt	r6, r3
 800b2c8:	2601      	movle	r6, #1
 800b2ca:	4456      	add	r6, sl
 800b2cc:	4649      	mov	r1, r9
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	4658      	mov	r0, fp
 800b2d2:	f000 fba1 	bl	800ba18 <__lshift>
 800b2d6:	4621      	mov	r1, r4
 800b2d8:	4681      	mov	r9, r0
 800b2da:	f000 fc09 	bl	800baf0 <__mcmp>
 800b2de:	2800      	cmp	r0, #0
 800b2e0:	dcb0      	bgt.n	800b244 <_dtoa_r+0xa64>
 800b2e2:	d102      	bne.n	800b2ea <_dtoa_r+0xb0a>
 800b2e4:	f018 0f01 	tst.w	r8, #1
 800b2e8:	d1ac      	bne.n	800b244 <_dtoa_r+0xa64>
 800b2ea:	4633      	mov	r3, r6
 800b2ec:	461e      	mov	r6, r3
 800b2ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2f2:	2a30      	cmp	r2, #48	@ 0x30
 800b2f4:	d0fa      	beq.n	800b2ec <_dtoa_r+0xb0c>
 800b2f6:	e5be      	b.n	800ae76 <_dtoa_r+0x696>
 800b2f8:	459a      	cmp	sl, r3
 800b2fa:	d1a4      	bne.n	800b246 <_dtoa_r+0xa66>
 800b2fc:	9b04      	ldr	r3, [sp, #16]
 800b2fe:	3301      	adds	r3, #1
 800b300:	9304      	str	r3, [sp, #16]
 800b302:	2331      	movs	r3, #49	@ 0x31
 800b304:	f88a 3000 	strb.w	r3, [sl]
 800b308:	e5b5      	b.n	800ae76 <_dtoa_r+0x696>
 800b30a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b30c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b36c <_dtoa_r+0xb8c>
 800b310:	b11b      	cbz	r3, 800b31a <_dtoa_r+0xb3a>
 800b312:	f10a 0308 	add.w	r3, sl, #8
 800b316:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b318:	6013      	str	r3, [r2, #0]
 800b31a:	4650      	mov	r0, sl
 800b31c:	b017      	add	sp, #92	@ 0x5c
 800b31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b322:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b324:	2b01      	cmp	r3, #1
 800b326:	f77f ae3d 	ble.w	800afa4 <_dtoa_r+0x7c4>
 800b32a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b32c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b32e:	2001      	movs	r0, #1
 800b330:	e65b      	b.n	800afea <_dtoa_r+0x80a>
 800b332:	9b08      	ldr	r3, [sp, #32]
 800b334:	2b00      	cmp	r3, #0
 800b336:	f77f aed6 	ble.w	800b0e6 <_dtoa_r+0x906>
 800b33a:	4656      	mov	r6, sl
 800b33c:	4621      	mov	r1, r4
 800b33e:	4648      	mov	r0, r9
 800b340:	f7ff f9c4 	bl	800a6cc <quorem>
 800b344:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b348:	9b08      	ldr	r3, [sp, #32]
 800b34a:	f806 8b01 	strb.w	r8, [r6], #1
 800b34e:	eba6 020a 	sub.w	r2, r6, sl
 800b352:	4293      	cmp	r3, r2
 800b354:	ddb3      	ble.n	800b2be <_dtoa_r+0xade>
 800b356:	4649      	mov	r1, r9
 800b358:	2300      	movs	r3, #0
 800b35a:	220a      	movs	r2, #10
 800b35c:	4658      	mov	r0, fp
 800b35e:	f000 f967 	bl	800b630 <__multadd>
 800b362:	4681      	mov	r9, r0
 800b364:	e7ea      	b.n	800b33c <_dtoa_r+0xb5c>
 800b366:	bf00      	nop
 800b368:	08011ef2 	.word	0x08011ef2
 800b36c:	08011e76 	.word	0x08011e76

0800b370 <_free_r>:
 800b370:	b538      	push	{r3, r4, r5, lr}
 800b372:	4605      	mov	r5, r0
 800b374:	2900      	cmp	r1, #0
 800b376:	d040      	beq.n	800b3fa <_free_r+0x8a>
 800b378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b37c:	1f0c      	subs	r4, r1, #4
 800b37e:	2b00      	cmp	r3, #0
 800b380:	bfb8      	it	lt
 800b382:	18e4      	addlt	r4, r4, r3
 800b384:	f000 f8e6 	bl	800b554 <__malloc_lock>
 800b388:	4a1c      	ldr	r2, [pc, #112]	@ (800b3fc <_free_r+0x8c>)
 800b38a:	6813      	ldr	r3, [r2, #0]
 800b38c:	b933      	cbnz	r3, 800b39c <_free_r+0x2c>
 800b38e:	6063      	str	r3, [r4, #4]
 800b390:	6014      	str	r4, [r2, #0]
 800b392:	4628      	mov	r0, r5
 800b394:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b398:	f000 b8e2 	b.w	800b560 <__malloc_unlock>
 800b39c:	42a3      	cmp	r3, r4
 800b39e:	d908      	bls.n	800b3b2 <_free_r+0x42>
 800b3a0:	6820      	ldr	r0, [r4, #0]
 800b3a2:	1821      	adds	r1, r4, r0
 800b3a4:	428b      	cmp	r3, r1
 800b3a6:	bf01      	itttt	eq
 800b3a8:	6819      	ldreq	r1, [r3, #0]
 800b3aa:	685b      	ldreq	r3, [r3, #4]
 800b3ac:	1809      	addeq	r1, r1, r0
 800b3ae:	6021      	streq	r1, [r4, #0]
 800b3b0:	e7ed      	b.n	800b38e <_free_r+0x1e>
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	b10b      	cbz	r3, 800b3bc <_free_r+0x4c>
 800b3b8:	42a3      	cmp	r3, r4
 800b3ba:	d9fa      	bls.n	800b3b2 <_free_r+0x42>
 800b3bc:	6811      	ldr	r1, [r2, #0]
 800b3be:	1850      	adds	r0, r2, r1
 800b3c0:	42a0      	cmp	r0, r4
 800b3c2:	d10b      	bne.n	800b3dc <_free_r+0x6c>
 800b3c4:	6820      	ldr	r0, [r4, #0]
 800b3c6:	4401      	add	r1, r0
 800b3c8:	1850      	adds	r0, r2, r1
 800b3ca:	4283      	cmp	r3, r0
 800b3cc:	6011      	str	r1, [r2, #0]
 800b3ce:	d1e0      	bne.n	800b392 <_free_r+0x22>
 800b3d0:	6818      	ldr	r0, [r3, #0]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	4408      	add	r0, r1
 800b3d6:	6010      	str	r0, [r2, #0]
 800b3d8:	6053      	str	r3, [r2, #4]
 800b3da:	e7da      	b.n	800b392 <_free_r+0x22>
 800b3dc:	d902      	bls.n	800b3e4 <_free_r+0x74>
 800b3de:	230c      	movs	r3, #12
 800b3e0:	602b      	str	r3, [r5, #0]
 800b3e2:	e7d6      	b.n	800b392 <_free_r+0x22>
 800b3e4:	6820      	ldr	r0, [r4, #0]
 800b3e6:	1821      	adds	r1, r4, r0
 800b3e8:	428b      	cmp	r3, r1
 800b3ea:	bf01      	itttt	eq
 800b3ec:	6819      	ldreq	r1, [r3, #0]
 800b3ee:	685b      	ldreq	r3, [r3, #4]
 800b3f0:	1809      	addeq	r1, r1, r0
 800b3f2:	6021      	streq	r1, [r4, #0]
 800b3f4:	6063      	str	r3, [r4, #4]
 800b3f6:	6054      	str	r4, [r2, #4]
 800b3f8:	e7cb      	b.n	800b392 <_free_r+0x22>
 800b3fa:	bd38      	pop	{r3, r4, r5, pc}
 800b3fc:	20001ed0 	.word	0x20001ed0

0800b400 <malloc>:
 800b400:	4b02      	ldr	r3, [pc, #8]	@ (800b40c <malloc+0xc>)
 800b402:	4601      	mov	r1, r0
 800b404:	6818      	ldr	r0, [r3, #0]
 800b406:	f000 b825 	b.w	800b454 <_malloc_r>
 800b40a:	bf00      	nop
 800b40c:	20000024 	.word	0x20000024

0800b410 <sbrk_aligned>:
 800b410:	b570      	push	{r4, r5, r6, lr}
 800b412:	4e0f      	ldr	r6, [pc, #60]	@ (800b450 <sbrk_aligned+0x40>)
 800b414:	460c      	mov	r4, r1
 800b416:	6831      	ldr	r1, [r6, #0]
 800b418:	4605      	mov	r5, r0
 800b41a:	b911      	cbnz	r1, 800b422 <sbrk_aligned+0x12>
 800b41c:	f001 ffba 	bl	800d394 <_sbrk_r>
 800b420:	6030      	str	r0, [r6, #0]
 800b422:	4621      	mov	r1, r4
 800b424:	4628      	mov	r0, r5
 800b426:	f001 ffb5 	bl	800d394 <_sbrk_r>
 800b42a:	1c43      	adds	r3, r0, #1
 800b42c:	d103      	bne.n	800b436 <sbrk_aligned+0x26>
 800b42e:	f04f 34ff 	mov.w	r4, #4294967295
 800b432:	4620      	mov	r0, r4
 800b434:	bd70      	pop	{r4, r5, r6, pc}
 800b436:	1cc4      	adds	r4, r0, #3
 800b438:	f024 0403 	bic.w	r4, r4, #3
 800b43c:	42a0      	cmp	r0, r4
 800b43e:	d0f8      	beq.n	800b432 <sbrk_aligned+0x22>
 800b440:	1a21      	subs	r1, r4, r0
 800b442:	4628      	mov	r0, r5
 800b444:	f001 ffa6 	bl	800d394 <_sbrk_r>
 800b448:	3001      	adds	r0, #1
 800b44a:	d1f2      	bne.n	800b432 <sbrk_aligned+0x22>
 800b44c:	e7ef      	b.n	800b42e <sbrk_aligned+0x1e>
 800b44e:	bf00      	nop
 800b450:	20001ecc 	.word	0x20001ecc

0800b454 <_malloc_r>:
 800b454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b458:	1ccd      	adds	r5, r1, #3
 800b45a:	f025 0503 	bic.w	r5, r5, #3
 800b45e:	3508      	adds	r5, #8
 800b460:	2d0c      	cmp	r5, #12
 800b462:	bf38      	it	cc
 800b464:	250c      	movcc	r5, #12
 800b466:	2d00      	cmp	r5, #0
 800b468:	4606      	mov	r6, r0
 800b46a:	db01      	blt.n	800b470 <_malloc_r+0x1c>
 800b46c:	42a9      	cmp	r1, r5
 800b46e:	d904      	bls.n	800b47a <_malloc_r+0x26>
 800b470:	230c      	movs	r3, #12
 800b472:	6033      	str	r3, [r6, #0]
 800b474:	2000      	movs	r0, #0
 800b476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b47a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b550 <_malloc_r+0xfc>
 800b47e:	f000 f869 	bl	800b554 <__malloc_lock>
 800b482:	f8d8 3000 	ldr.w	r3, [r8]
 800b486:	461c      	mov	r4, r3
 800b488:	bb44      	cbnz	r4, 800b4dc <_malloc_r+0x88>
 800b48a:	4629      	mov	r1, r5
 800b48c:	4630      	mov	r0, r6
 800b48e:	f7ff ffbf 	bl	800b410 <sbrk_aligned>
 800b492:	1c43      	adds	r3, r0, #1
 800b494:	4604      	mov	r4, r0
 800b496:	d158      	bne.n	800b54a <_malloc_r+0xf6>
 800b498:	f8d8 4000 	ldr.w	r4, [r8]
 800b49c:	4627      	mov	r7, r4
 800b49e:	2f00      	cmp	r7, #0
 800b4a0:	d143      	bne.n	800b52a <_malloc_r+0xd6>
 800b4a2:	2c00      	cmp	r4, #0
 800b4a4:	d04b      	beq.n	800b53e <_malloc_r+0xea>
 800b4a6:	6823      	ldr	r3, [r4, #0]
 800b4a8:	4639      	mov	r1, r7
 800b4aa:	4630      	mov	r0, r6
 800b4ac:	eb04 0903 	add.w	r9, r4, r3
 800b4b0:	f001 ff70 	bl	800d394 <_sbrk_r>
 800b4b4:	4581      	cmp	r9, r0
 800b4b6:	d142      	bne.n	800b53e <_malloc_r+0xea>
 800b4b8:	6821      	ldr	r1, [r4, #0]
 800b4ba:	4630      	mov	r0, r6
 800b4bc:	1a6d      	subs	r5, r5, r1
 800b4be:	4629      	mov	r1, r5
 800b4c0:	f7ff ffa6 	bl	800b410 <sbrk_aligned>
 800b4c4:	3001      	adds	r0, #1
 800b4c6:	d03a      	beq.n	800b53e <_malloc_r+0xea>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	442b      	add	r3, r5
 800b4cc:	6023      	str	r3, [r4, #0]
 800b4ce:	f8d8 3000 	ldr.w	r3, [r8]
 800b4d2:	685a      	ldr	r2, [r3, #4]
 800b4d4:	bb62      	cbnz	r2, 800b530 <_malloc_r+0xdc>
 800b4d6:	f8c8 7000 	str.w	r7, [r8]
 800b4da:	e00f      	b.n	800b4fc <_malloc_r+0xa8>
 800b4dc:	6822      	ldr	r2, [r4, #0]
 800b4de:	1b52      	subs	r2, r2, r5
 800b4e0:	d420      	bmi.n	800b524 <_malloc_r+0xd0>
 800b4e2:	2a0b      	cmp	r2, #11
 800b4e4:	d917      	bls.n	800b516 <_malloc_r+0xc2>
 800b4e6:	1961      	adds	r1, r4, r5
 800b4e8:	42a3      	cmp	r3, r4
 800b4ea:	6025      	str	r5, [r4, #0]
 800b4ec:	bf18      	it	ne
 800b4ee:	6059      	strne	r1, [r3, #4]
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	bf08      	it	eq
 800b4f4:	f8c8 1000 	streq.w	r1, [r8]
 800b4f8:	5162      	str	r2, [r4, r5]
 800b4fa:	604b      	str	r3, [r1, #4]
 800b4fc:	4630      	mov	r0, r6
 800b4fe:	f000 f82f 	bl	800b560 <__malloc_unlock>
 800b502:	f104 000b 	add.w	r0, r4, #11
 800b506:	1d23      	adds	r3, r4, #4
 800b508:	f020 0007 	bic.w	r0, r0, #7
 800b50c:	1ac2      	subs	r2, r0, r3
 800b50e:	bf1c      	itt	ne
 800b510:	1a1b      	subne	r3, r3, r0
 800b512:	50a3      	strne	r3, [r4, r2]
 800b514:	e7af      	b.n	800b476 <_malloc_r+0x22>
 800b516:	6862      	ldr	r2, [r4, #4]
 800b518:	42a3      	cmp	r3, r4
 800b51a:	bf0c      	ite	eq
 800b51c:	f8c8 2000 	streq.w	r2, [r8]
 800b520:	605a      	strne	r2, [r3, #4]
 800b522:	e7eb      	b.n	800b4fc <_malloc_r+0xa8>
 800b524:	4623      	mov	r3, r4
 800b526:	6864      	ldr	r4, [r4, #4]
 800b528:	e7ae      	b.n	800b488 <_malloc_r+0x34>
 800b52a:	463c      	mov	r4, r7
 800b52c:	687f      	ldr	r7, [r7, #4]
 800b52e:	e7b6      	b.n	800b49e <_malloc_r+0x4a>
 800b530:	461a      	mov	r2, r3
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	42a3      	cmp	r3, r4
 800b536:	d1fb      	bne.n	800b530 <_malloc_r+0xdc>
 800b538:	2300      	movs	r3, #0
 800b53a:	6053      	str	r3, [r2, #4]
 800b53c:	e7de      	b.n	800b4fc <_malloc_r+0xa8>
 800b53e:	230c      	movs	r3, #12
 800b540:	4630      	mov	r0, r6
 800b542:	6033      	str	r3, [r6, #0]
 800b544:	f000 f80c 	bl	800b560 <__malloc_unlock>
 800b548:	e794      	b.n	800b474 <_malloc_r+0x20>
 800b54a:	6005      	str	r5, [r0, #0]
 800b54c:	e7d6      	b.n	800b4fc <_malloc_r+0xa8>
 800b54e:	bf00      	nop
 800b550:	20001ed0 	.word	0x20001ed0

0800b554 <__malloc_lock>:
 800b554:	4801      	ldr	r0, [pc, #4]	@ (800b55c <__malloc_lock+0x8>)
 800b556:	f7ff b896 	b.w	800a686 <__retarget_lock_acquire_recursive>
 800b55a:	bf00      	nop
 800b55c:	20001ec8 	.word	0x20001ec8

0800b560 <__malloc_unlock>:
 800b560:	4801      	ldr	r0, [pc, #4]	@ (800b568 <__malloc_unlock+0x8>)
 800b562:	f7ff b891 	b.w	800a688 <__retarget_lock_release_recursive>
 800b566:	bf00      	nop
 800b568:	20001ec8 	.word	0x20001ec8

0800b56c <_Balloc>:
 800b56c:	b570      	push	{r4, r5, r6, lr}
 800b56e:	69c6      	ldr	r6, [r0, #28]
 800b570:	4604      	mov	r4, r0
 800b572:	460d      	mov	r5, r1
 800b574:	b976      	cbnz	r6, 800b594 <_Balloc+0x28>
 800b576:	2010      	movs	r0, #16
 800b578:	f7ff ff42 	bl	800b400 <malloc>
 800b57c:	4602      	mov	r2, r0
 800b57e:	61e0      	str	r0, [r4, #28]
 800b580:	b920      	cbnz	r0, 800b58c <_Balloc+0x20>
 800b582:	216b      	movs	r1, #107	@ 0x6b
 800b584:	4b17      	ldr	r3, [pc, #92]	@ (800b5e4 <_Balloc+0x78>)
 800b586:	4818      	ldr	r0, [pc, #96]	@ (800b5e8 <_Balloc+0x7c>)
 800b588:	f001 ff1a 	bl	800d3c0 <__assert_func>
 800b58c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b590:	6006      	str	r6, [r0, #0]
 800b592:	60c6      	str	r6, [r0, #12]
 800b594:	69e6      	ldr	r6, [r4, #28]
 800b596:	68f3      	ldr	r3, [r6, #12]
 800b598:	b183      	cbz	r3, 800b5bc <_Balloc+0x50>
 800b59a:	69e3      	ldr	r3, [r4, #28]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5a2:	b9b8      	cbnz	r0, 800b5d4 <_Balloc+0x68>
 800b5a4:	2101      	movs	r1, #1
 800b5a6:	fa01 f605 	lsl.w	r6, r1, r5
 800b5aa:	1d72      	adds	r2, r6, #5
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	0092      	lsls	r2, r2, #2
 800b5b0:	f001 ff24 	bl	800d3fc <_calloc_r>
 800b5b4:	b160      	cbz	r0, 800b5d0 <_Balloc+0x64>
 800b5b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5ba:	e00e      	b.n	800b5da <_Balloc+0x6e>
 800b5bc:	2221      	movs	r2, #33	@ 0x21
 800b5be:	2104      	movs	r1, #4
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	f001 ff1b 	bl	800d3fc <_calloc_r>
 800b5c6:	69e3      	ldr	r3, [r4, #28]
 800b5c8:	60f0      	str	r0, [r6, #12]
 800b5ca:	68db      	ldr	r3, [r3, #12]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d1e4      	bne.n	800b59a <_Balloc+0x2e>
 800b5d0:	2000      	movs	r0, #0
 800b5d2:	bd70      	pop	{r4, r5, r6, pc}
 800b5d4:	6802      	ldr	r2, [r0, #0]
 800b5d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b5da:	2300      	movs	r3, #0
 800b5dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5e0:	e7f7      	b.n	800b5d2 <_Balloc+0x66>
 800b5e2:	bf00      	nop
 800b5e4:	08011e83 	.word	0x08011e83
 800b5e8:	08011f03 	.word	0x08011f03

0800b5ec <_Bfree>:
 800b5ec:	b570      	push	{r4, r5, r6, lr}
 800b5ee:	69c6      	ldr	r6, [r0, #28]
 800b5f0:	4605      	mov	r5, r0
 800b5f2:	460c      	mov	r4, r1
 800b5f4:	b976      	cbnz	r6, 800b614 <_Bfree+0x28>
 800b5f6:	2010      	movs	r0, #16
 800b5f8:	f7ff ff02 	bl	800b400 <malloc>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	61e8      	str	r0, [r5, #28]
 800b600:	b920      	cbnz	r0, 800b60c <_Bfree+0x20>
 800b602:	218f      	movs	r1, #143	@ 0x8f
 800b604:	4b08      	ldr	r3, [pc, #32]	@ (800b628 <_Bfree+0x3c>)
 800b606:	4809      	ldr	r0, [pc, #36]	@ (800b62c <_Bfree+0x40>)
 800b608:	f001 feda 	bl	800d3c0 <__assert_func>
 800b60c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b610:	6006      	str	r6, [r0, #0]
 800b612:	60c6      	str	r6, [r0, #12]
 800b614:	b13c      	cbz	r4, 800b626 <_Bfree+0x3a>
 800b616:	69eb      	ldr	r3, [r5, #28]
 800b618:	6862      	ldr	r2, [r4, #4]
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b620:	6021      	str	r1, [r4, #0]
 800b622:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b626:	bd70      	pop	{r4, r5, r6, pc}
 800b628:	08011e83 	.word	0x08011e83
 800b62c:	08011f03 	.word	0x08011f03

0800b630 <__multadd>:
 800b630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b634:	4607      	mov	r7, r0
 800b636:	460c      	mov	r4, r1
 800b638:	461e      	mov	r6, r3
 800b63a:	2000      	movs	r0, #0
 800b63c:	690d      	ldr	r5, [r1, #16]
 800b63e:	f101 0c14 	add.w	ip, r1, #20
 800b642:	f8dc 3000 	ldr.w	r3, [ip]
 800b646:	3001      	adds	r0, #1
 800b648:	b299      	uxth	r1, r3
 800b64a:	fb02 6101 	mla	r1, r2, r1, r6
 800b64e:	0c1e      	lsrs	r6, r3, #16
 800b650:	0c0b      	lsrs	r3, r1, #16
 800b652:	fb02 3306 	mla	r3, r2, r6, r3
 800b656:	b289      	uxth	r1, r1
 800b658:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b65c:	4285      	cmp	r5, r0
 800b65e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b662:	f84c 1b04 	str.w	r1, [ip], #4
 800b666:	dcec      	bgt.n	800b642 <__multadd+0x12>
 800b668:	b30e      	cbz	r6, 800b6ae <__multadd+0x7e>
 800b66a:	68a3      	ldr	r3, [r4, #8]
 800b66c:	42ab      	cmp	r3, r5
 800b66e:	dc19      	bgt.n	800b6a4 <__multadd+0x74>
 800b670:	6861      	ldr	r1, [r4, #4]
 800b672:	4638      	mov	r0, r7
 800b674:	3101      	adds	r1, #1
 800b676:	f7ff ff79 	bl	800b56c <_Balloc>
 800b67a:	4680      	mov	r8, r0
 800b67c:	b928      	cbnz	r0, 800b68a <__multadd+0x5a>
 800b67e:	4602      	mov	r2, r0
 800b680:	21ba      	movs	r1, #186	@ 0xba
 800b682:	4b0c      	ldr	r3, [pc, #48]	@ (800b6b4 <__multadd+0x84>)
 800b684:	480c      	ldr	r0, [pc, #48]	@ (800b6b8 <__multadd+0x88>)
 800b686:	f001 fe9b 	bl	800d3c0 <__assert_func>
 800b68a:	6922      	ldr	r2, [r4, #16]
 800b68c:	f104 010c 	add.w	r1, r4, #12
 800b690:	3202      	adds	r2, #2
 800b692:	0092      	lsls	r2, r2, #2
 800b694:	300c      	adds	r0, #12
 800b696:	f7ff f806 	bl	800a6a6 <memcpy>
 800b69a:	4621      	mov	r1, r4
 800b69c:	4638      	mov	r0, r7
 800b69e:	f7ff ffa5 	bl	800b5ec <_Bfree>
 800b6a2:	4644      	mov	r4, r8
 800b6a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6a8:	3501      	adds	r5, #1
 800b6aa:	615e      	str	r6, [r3, #20]
 800b6ac:	6125      	str	r5, [r4, #16]
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6b4:	08011ef2 	.word	0x08011ef2
 800b6b8:	08011f03 	.word	0x08011f03

0800b6bc <__s2b>:
 800b6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6c0:	4615      	mov	r5, r2
 800b6c2:	2209      	movs	r2, #9
 800b6c4:	461f      	mov	r7, r3
 800b6c6:	3308      	adds	r3, #8
 800b6c8:	460c      	mov	r4, r1
 800b6ca:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	2100      	movs	r1, #0
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	db09      	blt.n	800b6ec <__s2b+0x30>
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f7ff ff47 	bl	800b56c <_Balloc>
 800b6de:	b940      	cbnz	r0, 800b6f2 <__s2b+0x36>
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	21d3      	movs	r1, #211	@ 0xd3
 800b6e4:	4b18      	ldr	r3, [pc, #96]	@ (800b748 <__s2b+0x8c>)
 800b6e6:	4819      	ldr	r0, [pc, #100]	@ (800b74c <__s2b+0x90>)
 800b6e8:	f001 fe6a 	bl	800d3c0 <__assert_func>
 800b6ec:	0052      	lsls	r2, r2, #1
 800b6ee:	3101      	adds	r1, #1
 800b6f0:	e7f0      	b.n	800b6d4 <__s2b+0x18>
 800b6f2:	9b08      	ldr	r3, [sp, #32]
 800b6f4:	2d09      	cmp	r5, #9
 800b6f6:	6143      	str	r3, [r0, #20]
 800b6f8:	f04f 0301 	mov.w	r3, #1
 800b6fc:	6103      	str	r3, [r0, #16]
 800b6fe:	dd16      	ble.n	800b72e <__s2b+0x72>
 800b700:	f104 0909 	add.w	r9, r4, #9
 800b704:	46c8      	mov	r8, r9
 800b706:	442c      	add	r4, r5
 800b708:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b70c:	4601      	mov	r1, r0
 800b70e:	220a      	movs	r2, #10
 800b710:	4630      	mov	r0, r6
 800b712:	3b30      	subs	r3, #48	@ 0x30
 800b714:	f7ff ff8c 	bl	800b630 <__multadd>
 800b718:	45a0      	cmp	r8, r4
 800b71a:	d1f5      	bne.n	800b708 <__s2b+0x4c>
 800b71c:	f1a5 0408 	sub.w	r4, r5, #8
 800b720:	444c      	add	r4, r9
 800b722:	1b2d      	subs	r5, r5, r4
 800b724:	1963      	adds	r3, r4, r5
 800b726:	42bb      	cmp	r3, r7
 800b728:	db04      	blt.n	800b734 <__s2b+0x78>
 800b72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b72e:	2509      	movs	r5, #9
 800b730:	340a      	adds	r4, #10
 800b732:	e7f6      	b.n	800b722 <__s2b+0x66>
 800b734:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b738:	4601      	mov	r1, r0
 800b73a:	220a      	movs	r2, #10
 800b73c:	4630      	mov	r0, r6
 800b73e:	3b30      	subs	r3, #48	@ 0x30
 800b740:	f7ff ff76 	bl	800b630 <__multadd>
 800b744:	e7ee      	b.n	800b724 <__s2b+0x68>
 800b746:	bf00      	nop
 800b748:	08011ef2 	.word	0x08011ef2
 800b74c:	08011f03 	.word	0x08011f03

0800b750 <__hi0bits>:
 800b750:	4603      	mov	r3, r0
 800b752:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b756:	bf3a      	itte	cc
 800b758:	0403      	lslcc	r3, r0, #16
 800b75a:	2010      	movcc	r0, #16
 800b75c:	2000      	movcs	r0, #0
 800b75e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b762:	bf3c      	itt	cc
 800b764:	021b      	lslcc	r3, r3, #8
 800b766:	3008      	addcc	r0, #8
 800b768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b76c:	bf3c      	itt	cc
 800b76e:	011b      	lslcc	r3, r3, #4
 800b770:	3004      	addcc	r0, #4
 800b772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b776:	bf3c      	itt	cc
 800b778:	009b      	lslcc	r3, r3, #2
 800b77a:	3002      	addcc	r0, #2
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	db05      	blt.n	800b78c <__hi0bits+0x3c>
 800b780:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b784:	f100 0001 	add.w	r0, r0, #1
 800b788:	bf08      	it	eq
 800b78a:	2020      	moveq	r0, #32
 800b78c:	4770      	bx	lr

0800b78e <__lo0bits>:
 800b78e:	6803      	ldr	r3, [r0, #0]
 800b790:	4602      	mov	r2, r0
 800b792:	f013 0007 	ands.w	r0, r3, #7
 800b796:	d00b      	beq.n	800b7b0 <__lo0bits+0x22>
 800b798:	07d9      	lsls	r1, r3, #31
 800b79a:	d421      	bmi.n	800b7e0 <__lo0bits+0x52>
 800b79c:	0798      	lsls	r0, r3, #30
 800b79e:	bf49      	itett	mi
 800b7a0:	085b      	lsrmi	r3, r3, #1
 800b7a2:	089b      	lsrpl	r3, r3, #2
 800b7a4:	2001      	movmi	r0, #1
 800b7a6:	6013      	strmi	r3, [r2, #0]
 800b7a8:	bf5c      	itt	pl
 800b7aa:	2002      	movpl	r0, #2
 800b7ac:	6013      	strpl	r3, [r2, #0]
 800b7ae:	4770      	bx	lr
 800b7b0:	b299      	uxth	r1, r3
 800b7b2:	b909      	cbnz	r1, 800b7b8 <__lo0bits+0x2a>
 800b7b4:	2010      	movs	r0, #16
 800b7b6:	0c1b      	lsrs	r3, r3, #16
 800b7b8:	b2d9      	uxtb	r1, r3
 800b7ba:	b909      	cbnz	r1, 800b7c0 <__lo0bits+0x32>
 800b7bc:	3008      	adds	r0, #8
 800b7be:	0a1b      	lsrs	r3, r3, #8
 800b7c0:	0719      	lsls	r1, r3, #28
 800b7c2:	bf04      	itt	eq
 800b7c4:	091b      	lsreq	r3, r3, #4
 800b7c6:	3004      	addeq	r0, #4
 800b7c8:	0799      	lsls	r1, r3, #30
 800b7ca:	bf04      	itt	eq
 800b7cc:	089b      	lsreq	r3, r3, #2
 800b7ce:	3002      	addeq	r0, #2
 800b7d0:	07d9      	lsls	r1, r3, #31
 800b7d2:	d403      	bmi.n	800b7dc <__lo0bits+0x4e>
 800b7d4:	085b      	lsrs	r3, r3, #1
 800b7d6:	f100 0001 	add.w	r0, r0, #1
 800b7da:	d003      	beq.n	800b7e4 <__lo0bits+0x56>
 800b7dc:	6013      	str	r3, [r2, #0]
 800b7de:	4770      	bx	lr
 800b7e0:	2000      	movs	r0, #0
 800b7e2:	4770      	bx	lr
 800b7e4:	2020      	movs	r0, #32
 800b7e6:	4770      	bx	lr

0800b7e8 <__i2b>:
 800b7e8:	b510      	push	{r4, lr}
 800b7ea:	460c      	mov	r4, r1
 800b7ec:	2101      	movs	r1, #1
 800b7ee:	f7ff febd 	bl	800b56c <_Balloc>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	b928      	cbnz	r0, 800b802 <__i2b+0x1a>
 800b7f6:	f240 1145 	movw	r1, #325	@ 0x145
 800b7fa:	4b04      	ldr	r3, [pc, #16]	@ (800b80c <__i2b+0x24>)
 800b7fc:	4804      	ldr	r0, [pc, #16]	@ (800b810 <__i2b+0x28>)
 800b7fe:	f001 fddf 	bl	800d3c0 <__assert_func>
 800b802:	2301      	movs	r3, #1
 800b804:	6144      	str	r4, [r0, #20]
 800b806:	6103      	str	r3, [r0, #16]
 800b808:	bd10      	pop	{r4, pc}
 800b80a:	bf00      	nop
 800b80c:	08011ef2 	.word	0x08011ef2
 800b810:	08011f03 	.word	0x08011f03

0800b814 <__multiply>:
 800b814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b818:	4614      	mov	r4, r2
 800b81a:	690a      	ldr	r2, [r1, #16]
 800b81c:	6923      	ldr	r3, [r4, #16]
 800b81e:	460f      	mov	r7, r1
 800b820:	429a      	cmp	r2, r3
 800b822:	bfa2      	ittt	ge
 800b824:	4623      	movge	r3, r4
 800b826:	460c      	movge	r4, r1
 800b828:	461f      	movge	r7, r3
 800b82a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b82e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b832:	68a3      	ldr	r3, [r4, #8]
 800b834:	6861      	ldr	r1, [r4, #4]
 800b836:	eb0a 0609 	add.w	r6, sl, r9
 800b83a:	42b3      	cmp	r3, r6
 800b83c:	b085      	sub	sp, #20
 800b83e:	bfb8      	it	lt
 800b840:	3101      	addlt	r1, #1
 800b842:	f7ff fe93 	bl	800b56c <_Balloc>
 800b846:	b930      	cbnz	r0, 800b856 <__multiply+0x42>
 800b848:	4602      	mov	r2, r0
 800b84a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b84e:	4b43      	ldr	r3, [pc, #268]	@ (800b95c <__multiply+0x148>)
 800b850:	4843      	ldr	r0, [pc, #268]	@ (800b960 <__multiply+0x14c>)
 800b852:	f001 fdb5 	bl	800d3c0 <__assert_func>
 800b856:	f100 0514 	add.w	r5, r0, #20
 800b85a:	462b      	mov	r3, r5
 800b85c:	2200      	movs	r2, #0
 800b85e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b862:	4543      	cmp	r3, r8
 800b864:	d321      	bcc.n	800b8aa <__multiply+0x96>
 800b866:	f107 0114 	add.w	r1, r7, #20
 800b86a:	f104 0214 	add.w	r2, r4, #20
 800b86e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b872:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b876:	9302      	str	r3, [sp, #8]
 800b878:	1b13      	subs	r3, r2, r4
 800b87a:	3b15      	subs	r3, #21
 800b87c:	f023 0303 	bic.w	r3, r3, #3
 800b880:	3304      	adds	r3, #4
 800b882:	f104 0715 	add.w	r7, r4, #21
 800b886:	42ba      	cmp	r2, r7
 800b888:	bf38      	it	cc
 800b88a:	2304      	movcc	r3, #4
 800b88c:	9301      	str	r3, [sp, #4]
 800b88e:	9b02      	ldr	r3, [sp, #8]
 800b890:	9103      	str	r1, [sp, #12]
 800b892:	428b      	cmp	r3, r1
 800b894:	d80c      	bhi.n	800b8b0 <__multiply+0x9c>
 800b896:	2e00      	cmp	r6, #0
 800b898:	dd03      	ble.n	800b8a2 <__multiply+0x8e>
 800b89a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d05a      	beq.n	800b958 <__multiply+0x144>
 800b8a2:	6106      	str	r6, [r0, #16]
 800b8a4:	b005      	add	sp, #20
 800b8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8aa:	f843 2b04 	str.w	r2, [r3], #4
 800b8ae:	e7d8      	b.n	800b862 <__multiply+0x4e>
 800b8b0:	f8b1 a000 	ldrh.w	sl, [r1]
 800b8b4:	f1ba 0f00 	cmp.w	sl, #0
 800b8b8:	d023      	beq.n	800b902 <__multiply+0xee>
 800b8ba:	46a9      	mov	r9, r5
 800b8bc:	f04f 0c00 	mov.w	ip, #0
 800b8c0:	f104 0e14 	add.w	lr, r4, #20
 800b8c4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b8c8:	f8d9 3000 	ldr.w	r3, [r9]
 800b8cc:	fa1f fb87 	uxth.w	fp, r7
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	fb0a 330b 	mla	r3, sl, fp, r3
 800b8d6:	4463      	add	r3, ip
 800b8d8:	f8d9 c000 	ldr.w	ip, [r9]
 800b8dc:	0c3f      	lsrs	r7, r7, #16
 800b8de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b8e2:	fb0a c707 	mla	r7, sl, r7, ip
 800b8e6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b8f0:	4572      	cmp	r2, lr
 800b8f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b8f6:	f849 3b04 	str.w	r3, [r9], #4
 800b8fa:	d8e3      	bhi.n	800b8c4 <__multiply+0xb0>
 800b8fc:	9b01      	ldr	r3, [sp, #4]
 800b8fe:	f845 c003 	str.w	ip, [r5, r3]
 800b902:	9b03      	ldr	r3, [sp, #12]
 800b904:	3104      	adds	r1, #4
 800b906:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b90a:	f1b9 0f00 	cmp.w	r9, #0
 800b90e:	d021      	beq.n	800b954 <__multiply+0x140>
 800b910:	46ae      	mov	lr, r5
 800b912:	f04f 0a00 	mov.w	sl, #0
 800b916:	682b      	ldr	r3, [r5, #0]
 800b918:	f104 0c14 	add.w	ip, r4, #20
 800b91c:	f8bc b000 	ldrh.w	fp, [ip]
 800b920:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b924:	b29b      	uxth	r3, r3
 800b926:	fb09 770b 	mla	r7, r9, fp, r7
 800b92a:	4457      	add	r7, sl
 800b92c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b930:	f84e 3b04 	str.w	r3, [lr], #4
 800b934:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b938:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b93c:	f8be 3000 	ldrh.w	r3, [lr]
 800b940:	4562      	cmp	r2, ip
 800b942:	fb09 330a 	mla	r3, r9, sl, r3
 800b946:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b94a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b94e:	d8e5      	bhi.n	800b91c <__multiply+0x108>
 800b950:	9f01      	ldr	r7, [sp, #4]
 800b952:	51eb      	str	r3, [r5, r7]
 800b954:	3504      	adds	r5, #4
 800b956:	e79a      	b.n	800b88e <__multiply+0x7a>
 800b958:	3e01      	subs	r6, #1
 800b95a:	e79c      	b.n	800b896 <__multiply+0x82>
 800b95c:	08011ef2 	.word	0x08011ef2
 800b960:	08011f03 	.word	0x08011f03

0800b964 <__pow5mult>:
 800b964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b968:	4615      	mov	r5, r2
 800b96a:	f012 0203 	ands.w	r2, r2, #3
 800b96e:	4607      	mov	r7, r0
 800b970:	460e      	mov	r6, r1
 800b972:	d007      	beq.n	800b984 <__pow5mult+0x20>
 800b974:	4c25      	ldr	r4, [pc, #148]	@ (800ba0c <__pow5mult+0xa8>)
 800b976:	3a01      	subs	r2, #1
 800b978:	2300      	movs	r3, #0
 800b97a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b97e:	f7ff fe57 	bl	800b630 <__multadd>
 800b982:	4606      	mov	r6, r0
 800b984:	10ad      	asrs	r5, r5, #2
 800b986:	d03d      	beq.n	800ba04 <__pow5mult+0xa0>
 800b988:	69fc      	ldr	r4, [r7, #28]
 800b98a:	b97c      	cbnz	r4, 800b9ac <__pow5mult+0x48>
 800b98c:	2010      	movs	r0, #16
 800b98e:	f7ff fd37 	bl	800b400 <malloc>
 800b992:	4602      	mov	r2, r0
 800b994:	61f8      	str	r0, [r7, #28]
 800b996:	b928      	cbnz	r0, 800b9a4 <__pow5mult+0x40>
 800b998:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b99c:	4b1c      	ldr	r3, [pc, #112]	@ (800ba10 <__pow5mult+0xac>)
 800b99e:	481d      	ldr	r0, [pc, #116]	@ (800ba14 <__pow5mult+0xb0>)
 800b9a0:	f001 fd0e 	bl	800d3c0 <__assert_func>
 800b9a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9a8:	6004      	str	r4, [r0, #0]
 800b9aa:	60c4      	str	r4, [r0, #12]
 800b9ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b9b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9b4:	b94c      	cbnz	r4, 800b9ca <__pow5mult+0x66>
 800b9b6:	f240 2171 	movw	r1, #625	@ 0x271
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	f7ff ff14 	bl	800b7e8 <__i2b>
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	4604      	mov	r4, r0
 800b9c4:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9c8:	6003      	str	r3, [r0, #0]
 800b9ca:	f04f 0900 	mov.w	r9, #0
 800b9ce:	07eb      	lsls	r3, r5, #31
 800b9d0:	d50a      	bpl.n	800b9e8 <__pow5mult+0x84>
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	4622      	mov	r2, r4
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	f7ff ff1c 	bl	800b814 <__multiply>
 800b9dc:	4680      	mov	r8, r0
 800b9de:	4631      	mov	r1, r6
 800b9e0:	4638      	mov	r0, r7
 800b9e2:	f7ff fe03 	bl	800b5ec <_Bfree>
 800b9e6:	4646      	mov	r6, r8
 800b9e8:	106d      	asrs	r5, r5, #1
 800b9ea:	d00b      	beq.n	800ba04 <__pow5mult+0xa0>
 800b9ec:	6820      	ldr	r0, [r4, #0]
 800b9ee:	b938      	cbnz	r0, 800ba00 <__pow5mult+0x9c>
 800b9f0:	4622      	mov	r2, r4
 800b9f2:	4621      	mov	r1, r4
 800b9f4:	4638      	mov	r0, r7
 800b9f6:	f7ff ff0d 	bl	800b814 <__multiply>
 800b9fa:	6020      	str	r0, [r4, #0]
 800b9fc:	f8c0 9000 	str.w	r9, [r0]
 800ba00:	4604      	mov	r4, r0
 800ba02:	e7e4      	b.n	800b9ce <__pow5mult+0x6a>
 800ba04:	4630      	mov	r0, r6
 800ba06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba0a:	bf00      	nop
 800ba0c:	08011f5c 	.word	0x08011f5c
 800ba10:	08011e83 	.word	0x08011e83
 800ba14:	08011f03 	.word	0x08011f03

0800ba18 <__lshift>:
 800ba18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	4607      	mov	r7, r0
 800ba20:	4691      	mov	r9, r2
 800ba22:	6923      	ldr	r3, [r4, #16]
 800ba24:	6849      	ldr	r1, [r1, #4]
 800ba26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba2a:	68a3      	ldr	r3, [r4, #8]
 800ba2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba30:	f108 0601 	add.w	r6, r8, #1
 800ba34:	42b3      	cmp	r3, r6
 800ba36:	db0b      	blt.n	800ba50 <__lshift+0x38>
 800ba38:	4638      	mov	r0, r7
 800ba3a:	f7ff fd97 	bl	800b56c <_Balloc>
 800ba3e:	4605      	mov	r5, r0
 800ba40:	b948      	cbnz	r0, 800ba56 <__lshift+0x3e>
 800ba42:	4602      	mov	r2, r0
 800ba44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ba48:	4b27      	ldr	r3, [pc, #156]	@ (800bae8 <__lshift+0xd0>)
 800ba4a:	4828      	ldr	r0, [pc, #160]	@ (800baec <__lshift+0xd4>)
 800ba4c:	f001 fcb8 	bl	800d3c0 <__assert_func>
 800ba50:	3101      	adds	r1, #1
 800ba52:	005b      	lsls	r3, r3, #1
 800ba54:	e7ee      	b.n	800ba34 <__lshift+0x1c>
 800ba56:	2300      	movs	r3, #0
 800ba58:	f100 0114 	add.w	r1, r0, #20
 800ba5c:	f100 0210 	add.w	r2, r0, #16
 800ba60:	4618      	mov	r0, r3
 800ba62:	4553      	cmp	r3, sl
 800ba64:	db33      	blt.n	800bace <__lshift+0xb6>
 800ba66:	6920      	ldr	r0, [r4, #16]
 800ba68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba6c:	f104 0314 	add.w	r3, r4, #20
 800ba70:	f019 091f 	ands.w	r9, r9, #31
 800ba74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba7c:	d02b      	beq.n	800bad6 <__lshift+0xbe>
 800ba7e:	468a      	mov	sl, r1
 800ba80:	2200      	movs	r2, #0
 800ba82:	f1c9 0e20 	rsb	lr, r9, #32
 800ba86:	6818      	ldr	r0, [r3, #0]
 800ba88:	fa00 f009 	lsl.w	r0, r0, r9
 800ba8c:	4310      	orrs	r0, r2
 800ba8e:	f84a 0b04 	str.w	r0, [sl], #4
 800ba92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba96:	459c      	cmp	ip, r3
 800ba98:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba9c:	d8f3      	bhi.n	800ba86 <__lshift+0x6e>
 800ba9e:	ebac 0304 	sub.w	r3, ip, r4
 800baa2:	3b15      	subs	r3, #21
 800baa4:	f023 0303 	bic.w	r3, r3, #3
 800baa8:	3304      	adds	r3, #4
 800baaa:	f104 0015 	add.w	r0, r4, #21
 800baae:	4584      	cmp	ip, r0
 800bab0:	bf38      	it	cc
 800bab2:	2304      	movcc	r3, #4
 800bab4:	50ca      	str	r2, [r1, r3]
 800bab6:	b10a      	cbz	r2, 800babc <__lshift+0xa4>
 800bab8:	f108 0602 	add.w	r6, r8, #2
 800babc:	3e01      	subs	r6, #1
 800babe:	4638      	mov	r0, r7
 800bac0:	4621      	mov	r1, r4
 800bac2:	612e      	str	r6, [r5, #16]
 800bac4:	f7ff fd92 	bl	800b5ec <_Bfree>
 800bac8:	4628      	mov	r0, r5
 800baca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bace:	f842 0f04 	str.w	r0, [r2, #4]!
 800bad2:	3301      	adds	r3, #1
 800bad4:	e7c5      	b.n	800ba62 <__lshift+0x4a>
 800bad6:	3904      	subs	r1, #4
 800bad8:	f853 2b04 	ldr.w	r2, [r3], #4
 800badc:	459c      	cmp	ip, r3
 800bade:	f841 2f04 	str.w	r2, [r1, #4]!
 800bae2:	d8f9      	bhi.n	800bad8 <__lshift+0xc0>
 800bae4:	e7ea      	b.n	800babc <__lshift+0xa4>
 800bae6:	bf00      	nop
 800bae8:	08011ef2 	.word	0x08011ef2
 800baec:	08011f03 	.word	0x08011f03

0800baf0 <__mcmp>:
 800baf0:	4603      	mov	r3, r0
 800baf2:	690a      	ldr	r2, [r1, #16]
 800baf4:	6900      	ldr	r0, [r0, #16]
 800baf6:	b530      	push	{r4, r5, lr}
 800baf8:	1a80      	subs	r0, r0, r2
 800bafa:	d10e      	bne.n	800bb1a <__mcmp+0x2a>
 800bafc:	3314      	adds	r3, #20
 800bafe:	3114      	adds	r1, #20
 800bb00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb10:	4295      	cmp	r5, r2
 800bb12:	d003      	beq.n	800bb1c <__mcmp+0x2c>
 800bb14:	d205      	bcs.n	800bb22 <__mcmp+0x32>
 800bb16:	f04f 30ff 	mov.w	r0, #4294967295
 800bb1a:	bd30      	pop	{r4, r5, pc}
 800bb1c:	42a3      	cmp	r3, r4
 800bb1e:	d3f3      	bcc.n	800bb08 <__mcmp+0x18>
 800bb20:	e7fb      	b.n	800bb1a <__mcmp+0x2a>
 800bb22:	2001      	movs	r0, #1
 800bb24:	e7f9      	b.n	800bb1a <__mcmp+0x2a>
	...

0800bb28 <__mdiff>:
 800bb28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb2c:	4689      	mov	r9, r1
 800bb2e:	4606      	mov	r6, r0
 800bb30:	4611      	mov	r1, r2
 800bb32:	4648      	mov	r0, r9
 800bb34:	4614      	mov	r4, r2
 800bb36:	f7ff ffdb 	bl	800baf0 <__mcmp>
 800bb3a:	1e05      	subs	r5, r0, #0
 800bb3c:	d112      	bne.n	800bb64 <__mdiff+0x3c>
 800bb3e:	4629      	mov	r1, r5
 800bb40:	4630      	mov	r0, r6
 800bb42:	f7ff fd13 	bl	800b56c <_Balloc>
 800bb46:	4602      	mov	r2, r0
 800bb48:	b928      	cbnz	r0, 800bb56 <__mdiff+0x2e>
 800bb4a:	f240 2137 	movw	r1, #567	@ 0x237
 800bb4e:	4b3e      	ldr	r3, [pc, #248]	@ (800bc48 <__mdiff+0x120>)
 800bb50:	483e      	ldr	r0, [pc, #248]	@ (800bc4c <__mdiff+0x124>)
 800bb52:	f001 fc35 	bl	800d3c0 <__assert_func>
 800bb56:	2301      	movs	r3, #1
 800bb58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb5c:	4610      	mov	r0, r2
 800bb5e:	b003      	add	sp, #12
 800bb60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb64:	bfbc      	itt	lt
 800bb66:	464b      	movlt	r3, r9
 800bb68:	46a1      	movlt	r9, r4
 800bb6a:	4630      	mov	r0, r6
 800bb6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb70:	bfba      	itte	lt
 800bb72:	461c      	movlt	r4, r3
 800bb74:	2501      	movlt	r5, #1
 800bb76:	2500      	movge	r5, #0
 800bb78:	f7ff fcf8 	bl	800b56c <_Balloc>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	b918      	cbnz	r0, 800bb88 <__mdiff+0x60>
 800bb80:	f240 2145 	movw	r1, #581	@ 0x245
 800bb84:	4b30      	ldr	r3, [pc, #192]	@ (800bc48 <__mdiff+0x120>)
 800bb86:	e7e3      	b.n	800bb50 <__mdiff+0x28>
 800bb88:	f100 0b14 	add.w	fp, r0, #20
 800bb8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bb90:	f109 0310 	add.w	r3, r9, #16
 800bb94:	60c5      	str	r5, [r0, #12]
 800bb96:	f04f 0c00 	mov.w	ip, #0
 800bb9a:	f109 0514 	add.w	r5, r9, #20
 800bb9e:	46d9      	mov	r9, fp
 800bba0:	6926      	ldr	r6, [r4, #16]
 800bba2:	f104 0e14 	add.w	lr, r4, #20
 800bba6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bbaa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bbae:	9301      	str	r3, [sp, #4]
 800bbb0:	9b01      	ldr	r3, [sp, #4]
 800bbb2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bbb6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bbba:	b281      	uxth	r1, r0
 800bbbc:	9301      	str	r3, [sp, #4]
 800bbbe:	fa1f f38a 	uxth.w	r3, sl
 800bbc2:	1a5b      	subs	r3, r3, r1
 800bbc4:	0c00      	lsrs	r0, r0, #16
 800bbc6:	4463      	add	r3, ip
 800bbc8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bbcc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bbd6:	4576      	cmp	r6, lr
 800bbd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbdc:	f849 3b04 	str.w	r3, [r9], #4
 800bbe0:	d8e6      	bhi.n	800bbb0 <__mdiff+0x88>
 800bbe2:	1b33      	subs	r3, r6, r4
 800bbe4:	3b15      	subs	r3, #21
 800bbe6:	f023 0303 	bic.w	r3, r3, #3
 800bbea:	3415      	adds	r4, #21
 800bbec:	3304      	adds	r3, #4
 800bbee:	42a6      	cmp	r6, r4
 800bbf0:	bf38      	it	cc
 800bbf2:	2304      	movcc	r3, #4
 800bbf4:	441d      	add	r5, r3
 800bbf6:	445b      	add	r3, fp
 800bbf8:	461e      	mov	r6, r3
 800bbfa:	462c      	mov	r4, r5
 800bbfc:	4544      	cmp	r4, r8
 800bbfe:	d30e      	bcc.n	800bc1e <__mdiff+0xf6>
 800bc00:	f108 0103 	add.w	r1, r8, #3
 800bc04:	1b49      	subs	r1, r1, r5
 800bc06:	f021 0103 	bic.w	r1, r1, #3
 800bc0a:	3d03      	subs	r5, #3
 800bc0c:	45a8      	cmp	r8, r5
 800bc0e:	bf38      	it	cc
 800bc10:	2100      	movcc	r1, #0
 800bc12:	440b      	add	r3, r1
 800bc14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc18:	b199      	cbz	r1, 800bc42 <__mdiff+0x11a>
 800bc1a:	6117      	str	r7, [r2, #16]
 800bc1c:	e79e      	b.n	800bb5c <__mdiff+0x34>
 800bc1e:	46e6      	mov	lr, ip
 800bc20:	f854 1b04 	ldr.w	r1, [r4], #4
 800bc24:	fa1f fc81 	uxth.w	ip, r1
 800bc28:	44f4      	add	ip, lr
 800bc2a:	0c08      	lsrs	r0, r1, #16
 800bc2c:	4471      	add	r1, lr
 800bc2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bc32:	b289      	uxth	r1, r1
 800bc34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bc38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc3c:	f846 1b04 	str.w	r1, [r6], #4
 800bc40:	e7dc      	b.n	800bbfc <__mdiff+0xd4>
 800bc42:	3f01      	subs	r7, #1
 800bc44:	e7e6      	b.n	800bc14 <__mdiff+0xec>
 800bc46:	bf00      	nop
 800bc48:	08011ef2 	.word	0x08011ef2
 800bc4c:	08011f03 	.word	0x08011f03

0800bc50 <__ulp>:
 800bc50:	4b0e      	ldr	r3, [pc, #56]	@ (800bc8c <__ulp+0x3c>)
 800bc52:	400b      	ands	r3, r1
 800bc54:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	dc08      	bgt.n	800bc6e <__ulp+0x1e>
 800bc5c:	425b      	negs	r3, r3
 800bc5e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bc62:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bc66:	da04      	bge.n	800bc72 <__ulp+0x22>
 800bc68:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bc6c:	4113      	asrs	r3, r2
 800bc6e:	2200      	movs	r2, #0
 800bc70:	e008      	b.n	800bc84 <__ulp+0x34>
 800bc72:	f1a2 0314 	sub.w	r3, r2, #20
 800bc76:	2b1e      	cmp	r3, #30
 800bc78:	bfd6      	itet	le
 800bc7a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bc7e:	2201      	movgt	r2, #1
 800bc80:	40da      	lsrle	r2, r3
 800bc82:	2300      	movs	r3, #0
 800bc84:	4619      	mov	r1, r3
 800bc86:	4610      	mov	r0, r2
 800bc88:	4770      	bx	lr
 800bc8a:	bf00      	nop
 800bc8c:	7ff00000 	.word	0x7ff00000

0800bc90 <__b2d>:
 800bc90:	6902      	ldr	r2, [r0, #16]
 800bc92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc94:	f100 0614 	add.w	r6, r0, #20
 800bc98:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bc9c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800bca0:	4f1e      	ldr	r7, [pc, #120]	@ (800bd1c <__b2d+0x8c>)
 800bca2:	4620      	mov	r0, r4
 800bca4:	f7ff fd54 	bl	800b750 <__hi0bits>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	f1c0 0020 	rsb	r0, r0, #32
 800bcae:	2b0a      	cmp	r3, #10
 800bcb0:	f1a2 0504 	sub.w	r5, r2, #4
 800bcb4:	6008      	str	r0, [r1, #0]
 800bcb6:	dc12      	bgt.n	800bcde <__b2d+0x4e>
 800bcb8:	42ae      	cmp	r6, r5
 800bcba:	bf2c      	ite	cs
 800bcbc:	2200      	movcs	r2, #0
 800bcbe:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bcc2:	f1c3 0c0b 	rsb	ip, r3, #11
 800bcc6:	3315      	adds	r3, #21
 800bcc8:	fa24 fe0c 	lsr.w	lr, r4, ip
 800bccc:	fa04 f303 	lsl.w	r3, r4, r3
 800bcd0:	fa22 f20c 	lsr.w	r2, r2, ip
 800bcd4:	ea4e 0107 	orr.w	r1, lr, r7
 800bcd8:	431a      	orrs	r2, r3
 800bcda:	4610      	mov	r0, r2
 800bcdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcde:	42ae      	cmp	r6, r5
 800bce0:	bf36      	itet	cc
 800bce2:	f1a2 0508 	subcc.w	r5, r2, #8
 800bce6:	2200      	movcs	r2, #0
 800bce8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bcec:	3b0b      	subs	r3, #11
 800bcee:	d012      	beq.n	800bd16 <__b2d+0x86>
 800bcf0:	f1c3 0720 	rsb	r7, r3, #32
 800bcf4:	fa22 f107 	lsr.w	r1, r2, r7
 800bcf8:	409c      	lsls	r4, r3
 800bcfa:	430c      	orrs	r4, r1
 800bcfc:	42b5      	cmp	r5, r6
 800bcfe:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800bd02:	bf94      	ite	ls
 800bd04:	2400      	movls	r4, #0
 800bd06:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800bd0a:	409a      	lsls	r2, r3
 800bd0c:	40fc      	lsrs	r4, r7
 800bd0e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bd12:	4322      	orrs	r2, r4
 800bd14:	e7e1      	b.n	800bcda <__b2d+0x4a>
 800bd16:	ea44 0107 	orr.w	r1, r4, r7
 800bd1a:	e7de      	b.n	800bcda <__b2d+0x4a>
 800bd1c:	3ff00000 	.word	0x3ff00000

0800bd20 <__d2b>:
 800bd20:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bd24:	2101      	movs	r1, #1
 800bd26:	4690      	mov	r8, r2
 800bd28:	4699      	mov	r9, r3
 800bd2a:	9e08      	ldr	r6, [sp, #32]
 800bd2c:	f7ff fc1e 	bl	800b56c <_Balloc>
 800bd30:	4604      	mov	r4, r0
 800bd32:	b930      	cbnz	r0, 800bd42 <__d2b+0x22>
 800bd34:	4602      	mov	r2, r0
 800bd36:	f240 310f 	movw	r1, #783	@ 0x30f
 800bd3a:	4b23      	ldr	r3, [pc, #140]	@ (800bdc8 <__d2b+0xa8>)
 800bd3c:	4823      	ldr	r0, [pc, #140]	@ (800bdcc <__d2b+0xac>)
 800bd3e:	f001 fb3f 	bl	800d3c0 <__assert_func>
 800bd42:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd46:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd4a:	b10d      	cbz	r5, 800bd50 <__d2b+0x30>
 800bd4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd50:	9301      	str	r3, [sp, #4]
 800bd52:	f1b8 0300 	subs.w	r3, r8, #0
 800bd56:	d024      	beq.n	800bda2 <__d2b+0x82>
 800bd58:	4668      	mov	r0, sp
 800bd5a:	9300      	str	r3, [sp, #0]
 800bd5c:	f7ff fd17 	bl	800b78e <__lo0bits>
 800bd60:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd64:	b1d8      	cbz	r0, 800bd9e <__d2b+0x7e>
 800bd66:	f1c0 0320 	rsb	r3, r0, #32
 800bd6a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd6e:	430b      	orrs	r3, r1
 800bd70:	40c2      	lsrs	r2, r0
 800bd72:	6163      	str	r3, [r4, #20]
 800bd74:	9201      	str	r2, [sp, #4]
 800bd76:	9b01      	ldr	r3, [sp, #4]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	bf0c      	ite	eq
 800bd7c:	2201      	moveq	r2, #1
 800bd7e:	2202      	movne	r2, #2
 800bd80:	61a3      	str	r3, [r4, #24]
 800bd82:	6122      	str	r2, [r4, #16]
 800bd84:	b1ad      	cbz	r5, 800bdb2 <__d2b+0x92>
 800bd86:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bd8a:	4405      	add	r5, r0
 800bd8c:	6035      	str	r5, [r6, #0]
 800bd8e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd94:	6018      	str	r0, [r3, #0]
 800bd96:	4620      	mov	r0, r4
 800bd98:	b002      	add	sp, #8
 800bd9a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bd9e:	6161      	str	r1, [r4, #20]
 800bda0:	e7e9      	b.n	800bd76 <__d2b+0x56>
 800bda2:	a801      	add	r0, sp, #4
 800bda4:	f7ff fcf3 	bl	800b78e <__lo0bits>
 800bda8:	9b01      	ldr	r3, [sp, #4]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	6163      	str	r3, [r4, #20]
 800bdae:	3020      	adds	r0, #32
 800bdb0:	e7e7      	b.n	800bd82 <__d2b+0x62>
 800bdb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bdb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdba:	6030      	str	r0, [r6, #0]
 800bdbc:	6918      	ldr	r0, [r3, #16]
 800bdbe:	f7ff fcc7 	bl	800b750 <__hi0bits>
 800bdc2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdc6:	e7e4      	b.n	800bd92 <__d2b+0x72>
 800bdc8:	08011ef2 	.word	0x08011ef2
 800bdcc:	08011f03 	.word	0x08011f03

0800bdd0 <__ratio>:
 800bdd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd4:	b085      	sub	sp, #20
 800bdd6:	e9cd 1000 	strd	r1, r0, [sp]
 800bdda:	a902      	add	r1, sp, #8
 800bddc:	f7ff ff58 	bl	800bc90 <__b2d>
 800bde0:	468b      	mov	fp, r1
 800bde2:	4606      	mov	r6, r0
 800bde4:	460f      	mov	r7, r1
 800bde6:	9800      	ldr	r0, [sp, #0]
 800bde8:	a903      	add	r1, sp, #12
 800bdea:	f7ff ff51 	bl	800bc90 <__b2d>
 800bdee:	460d      	mov	r5, r1
 800bdf0:	9b01      	ldr	r3, [sp, #4]
 800bdf2:	4689      	mov	r9, r1
 800bdf4:	6919      	ldr	r1, [r3, #16]
 800bdf6:	9b00      	ldr	r3, [sp, #0]
 800bdf8:	4604      	mov	r4, r0
 800bdfa:	691b      	ldr	r3, [r3, #16]
 800bdfc:	4630      	mov	r0, r6
 800bdfe:	1ac9      	subs	r1, r1, r3
 800be00:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800be04:	1a9b      	subs	r3, r3, r2
 800be06:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	bfcd      	iteet	gt
 800be0e:	463a      	movgt	r2, r7
 800be10:	462a      	movle	r2, r5
 800be12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be16:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800be1a:	bfd8      	it	le
 800be1c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800be20:	464b      	mov	r3, r9
 800be22:	4622      	mov	r2, r4
 800be24:	4659      	mov	r1, fp
 800be26:	f7f4 fc81 	bl	800072c <__aeabi_ddiv>
 800be2a:	b005      	add	sp, #20
 800be2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be30 <__copybits>:
 800be30:	3901      	subs	r1, #1
 800be32:	b570      	push	{r4, r5, r6, lr}
 800be34:	1149      	asrs	r1, r1, #5
 800be36:	6914      	ldr	r4, [r2, #16]
 800be38:	3101      	adds	r1, #1
 800be3a:	f102 0314 	add.w	r3, r2, #20
 800be3e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be42:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be46:	1f05      	subs	r5, r0, #4
 800be48:	42a3      	cmp	r3, r4
 800be4a:	d30c      	bcc.n	800be66 <__copybits+0x36>
 800be4c:	1aa3      	subs	r3, r4, r2
 800be4e:	3b11      	subs	r3, #17
 800be50:	f023 0303 	bic.w	r3, r3, #3
 800be54:	3211      	adds	r2, #17
 800be56:	42a2      	cmp	r2, r4
 800be58:	bf88      	it	hi
 800be5a:	2300      	movhi	r3, #0
 800be5c:	4418      	add	r0, r3
 800be5e:	2300      	movs	r3, #0
 800be60:	4288      	cmp	r0, r1
 800be62:	d305      	bcc.n	800be70 <__copybits+0x40>
 800be64:	bd70      	pop	{r4, r5, r6, pc}
 800be66:	f853 6b04 	ldr.w	r6, [r3], #4
 800be6a:	f845 6f04 	str.w	r6, [r5, #4]!
 800be6e:	e7eb      	b.n	800be48 <__copybits+0x18>
 800be70:	f840 3b04 	str.w	r3, [r0], #4
 800be74:	e7f4      	b.n	800be60 <__copybits+0x30>

0800be76 <__any_on>:
 800be76:	f100 0214 	add.w	r2, r0, #20
 800be7a:	6900      	ldr	r0, [r0, #16]
 800be7c:	114b      	asrs	r3, r1, #5
 800be7e:	4298      	cmp	r0, r3
 800be80:	b510      	push	{r4, lr}
 800be82:	db11      	blt.n	800bea8 <__any_on+0x32>
 800be84:	dd0a      	ble.n	800be9c <__any_on+0x26>
 800be86:	f011 011f 	ands.w	r1, r1, #31
 800be8a:	d007      	beq.n	800be9c <__any_on+0x26>
 800be8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800be90:	fa24 f001 	lsr.w	r0, r4, r1
 800be94:	fa00 f101 	lsl.w	r1, r0, r1
 800be98:	428c      	cmp	r4, r1
 800be9a:	d10b      	bne.n	800beb4 <__any_on+0x3e>
 800be9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d803      	bhi.n	800beac <__any_on+0x36>
 800bea4:	2000      	movs	r0, #0
 800bea6:	bd10      	pop	{r4, pc}
 800bea8:	4603      	mov	r3, r0
 800beaa:	e7f7      	b.n	800be9c <__any_on+0x26>
 800beac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800beb0:	2900      	cmp	r1, #0
 800beb2:	d0f5      	beq.n	800bea0 <__any_on+0x2a>
 800beb4:	2001      	movs	r0, #1
 800beb6:	e7f6      	b.n	800bea6 <__any_on+0x30>

0800beb8 <sulp>:
 800beb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bebc:	460f      	mov	r7, r1
 800bebe:	4690      	mov	r8, r2
 800bec0:	f7ff fec6 	bl	800bc50 <__ulp>
 800bec4:	4604      	mov	r4, r0
 800bec6:	460d      	mov	r5, r1
 800bec8:	f1b8 0f00 	cmp.w	r8, #0
 800becc:	d011      	beq.n	800bef2 <sulp+0x3a>
 800bece:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800bed2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	dd0b      	ble.n	800bef2 <sulp+0x3a>
 800beda:	2400      	movs	r4, #0
 800bedc:	051b      	lsls	r3, r3, #20
 800bede:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800bee2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800bee6:	4622      	mov	r2, r4
 800bee8:	462b      	mov	r3, r5
 800beea:	f7f4 faf5 	bl	80004d8 <__aeabi_dmul>
 800beee:	4604      	mov	r4, r0
 800bef0:	460d      	mov	r5, r1
 800bef2:	4620      	mov	r0, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800befa:	0000      	movs	r0, r0
 800befc:	0000      	movs	r0, r0
	...

0800bf00 <_strtod_l>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	b09f      	sub	sp, #124	@ 0x7c
 800bf06:	9217      	str	r2, [sp, #92]	@ 0x5c
 800bf08:	2200      	movs	r2, #0
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	921a      	str	r2, [sp, #104]	@ 0x68
 800bf0e:	f04f 0a00 	mov.w	sl, #0
 800bf12:	f04f 0b00 	mov.w	fp, #0
 800bf16:	460a      	mov	r2, r1
 800bf18:	9005      	str	r0, [sp, #20]
 800bf1a:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf1c:	7811      	ldrb	r1, [r2, #0]
 800bf1e:	292b      	cmp	r1, #43	@ 0x2b
 800bf20:	d048      	beq.n	800bfb4 <_strtod_l+0xb4>
 800bf22:	d836      	bhi.n	800bf92 <_strtod_l+0x92>
 800bf24:	290d      	cmp	r1, #13
 800bf26:	d830      	bhi.n	800bf8a <_strtod_l+0x8a>
 800bf28:	2908      	cmp	r1, #8
 800bf2a:	d830      	bhi.n	800bf8e <_strtod_l+0x8e>
 800bf2c:	2900      	cmp	r1, #0
 800bf2e:	d039      	beq.n	800bfa4 <_strtod_l+0xa4>
 800bf30:	2200      	movs	r2, #0
 800bf32:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bf34:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800bf36:	782a      	ldrb	r2, [r5, #0]
 800bf38:	2a30      	cmp	r2, #48	@ 0x30
 800bf3a:	f040 80b1 	bne.w	800c0a0 <_strtod_l+0x1a0>
 800bf3e:	786a      	ldrb	r2, [r5, #1]
 800bf40:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bf44:	2a58      	cmp	r2, #88	@ 0x58
 800bf46:	d16c      	bne.n	800c022 <_strtod_l+0x122>
 800bf48:	9302      	str	r3, [sp, #8]
 800bf4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf4c:	4a8e      	ldr	r2, [pc, #568]	@ (800c188 <_strtod_l+0x288>)
 800bf4e:	9301      	str	r3, [sp, #4]
 800bf50:	ab1a      	add	r3, sp, #104	@ 0x68
 800bf52:	9300      	str	r3, [sp, #0]
 800bf54:	9805      	ldr	r0, [sp, #20]
 800bf56:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bf58:	a919      	add	r1, sp, #100	@ 0x64
 800bf5a:	f001 facb 	bl	800d4f4 <__gethex>
 800bf5e:	f010 060f 	ands.w	r6, r0, #15
 800bf62:	4604      	mov	r4, r0
 800bf64:	d005      	beq.n	800bf72 <_strtod_l+0x72>
 800bf66:	2e06      	cmp	r6, #6
 800bf68:	d126      	bne.n	800bfb8 <_strtod_l+0xb8>
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	3501      	adds	r5, #1
 800bf6e:	9519      	str	r5, [sp, #100]	@ 0x64
 800bf70:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	f040 8584 	bne.w	800ca82 <_strtod_l+0xb82>
 800bf7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf7c:	b1bb      	cbz	r3, 800bfae <_strtod_l+0xae>
 800bf7e:	4650      	mov	r0, sl
 800bf80:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800bf84:	b01f      	add	sp, #124	@ 0x7c
 800bf86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf8a:	2920      	cmp	r1, #32
 800bf8c:	d1d0      	bne.n	800bf30 <_strtod_l+0x30>
 800bf8e:	3201      	adds	r2, #1
 800bf90:	e7c3      	b.n	800bf1a <_strtod_l+0x1a>
 800bf92:	292d      	cmp	r1, #45	@ 0x2d
 800bf94:	d1cc      	bne.n	800bf30 <_strtod_l+0x30>
 800bf96:	2101      	movs	r1, #1
 800bf98:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bf9a:	1c51      	adds	r1, r2, #1
 800bf9c:	9119      	str	r1, [sp, #100]	@ 0x64
 800bf9e:	7852      	ldrb	r2, [r2, #1]
 800bfa0:	2a00      	cmp	r2, #0
 800bfa2:	d1c7      	bne.n	800bf34 <_strtod_l+0x34>
 800bfa4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bfa6:	9419      	str	r4, [sp, #100]	@ 0x64
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	f040 8568 	bne.w	800ca7e <_strtod_l+0xb7e>
 800bfae:	4650      	mov	r0, sl
 800bfb0:	4659      	mov	r1, fp
 800bfb2:	e7e7      	b.n	800bf84 <_strtod_l+0x84>
 800bfb4:	2100      	movs	r1, #0
 800bfb6:	e7ef      	b.n	800bf98 <_strtod_l+0x98>
 800bfb8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bfba:	b13a      	cbz	r2, 800bfcc <_strtod_l+0xcc>
 800bfbc:	2135      	movs	r1, #53	@ 0x35
 800bfbe:	a81c      	add	r0, sp, #112	@ 0x70
 800bfc0:	f7ff ff36 	bl	800be30 <__copybits>
 800bfc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfc6:	9805      	ldr	r0, [sp, #20]
 800bfc8:	f7ff fb10 	bl	800b5ec <_Bfree>
 800bfcc:	3e01      	subs	r6, #1
 800bfce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800bfd0:	2e04      	cmp	r6, #4
 800bfd2:	d806      	bhi.n	800bfe2 <_strtod_l+0xe2>
 800bfd4:	e8df f006 	tbb	[pc, r6]
 800bfd8:	201d0314 	.word	0x201d0314
 800bfdc:	14          	.byte	0x14
 800bfdd:	00          	.byte	0x00
 800bfde:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bfe2:	05e1      	lsls	r1, r4, #23
 800bfe4:	bf48      	it	mi
 800bfe6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bfea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bfee:	0d1b      	lsrs	r3, r3, #20
 800bff0:	051b      	lsls	r3, r3, #20
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d1bd      	bne.n	800bf72 <_strtod_l+0x72>
 800bff6:	f7fe fb1b 	bl	800a630 <__errno>
 800bffa:	2322      	movs	r3, #34	@ 0x22
 800bffc:	6003      	str	r3, [r0, #0]
 800bffe:	e7b8      	b.n	800bf72 <_strtod_l+0x72>
 800c000:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c004:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c008:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c00c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c010:	e7e7      	b.n	800bfe2 <_strtod_l+0xe2>
 800c012:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800c18c <_strtod_l+0x28c>
 800c016:	e7e4      	b.n	800bfe2 <_strtod_l+0xe2>
 800c018:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c01c:	f04f 3aff 	mov.w	sl, #4294967295
 800c020:	e7df      	b.n	800bfe2 <_strtod_l+0xe2>
 800c022:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c024:	1c5a      	adds	r2, r3, #1
 800c026:	9219      	str	r2, [sp, #100]	@ 0x64
 800c028:	785b      	ldrb	r3, [r3, #1]
 800c02a:	2b30      	cmp	r3, #48	@ 0x30
 800c02c:	d0f9      	beq.n	800c022 <_strtod_l+0x122>
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d09f      	beq.n	800bf72 <_strtod_l+0x72>
 800c032:	2301      	movs	r3, #1
 800c034:	9309      	str	r3, [sp, #36]	@ 0x24
 800c036:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c038:	220a      	movs	r2, #10
 800c03a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c03c:	2300      	movs	r3, #0
 800c03e:	461f      	mov	r7, r3
 800c040:	9308      	str	r3, [sp, #32]
 800c042:	930a      	str	r3, [sp, #40]	@ 0x28
 800c044:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c046:	7805      	ldrb	r5, [r0, #0]
 800c048:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c04c:	b2d9      	uxtb	r1, r3
 800c04e:	2909      	cmp	r1, #9
 800c050:	d928      	bls.n	800c0a4 <_strtod_l+0x1a4>
 800c052:	2201      	movs	r2, #1
 800c054:	494e      	ldr	r1, [pc, #312]	@ (800c190 <_strtod_l+0x290>)
 800c056:	f001 f968 	bl	800d32a <strncmp>
 800c05a:	2800      	cmp	r0, #0
 800c05c:	d032      	beq.n	800c0c4 <_strtod_l+0x1c4>
 800c05e:	2000      	movs	r0, #0
 800c060:	462a      	mov	r2, r5
 800c062:	4681      	mov	r9, r0
 800c064:	463d      	mov	r5, r7
 800c066:	4603      	mov	r3, r0
 800c068:	2a65      	cmp	r2, #101	@ 0x65
 800c06a:	d001      	beq.n	800c070 <_strtod_l+0x170>
 800c06c:	2a45      	cmp	r2, #69	@ 0x45
 800c06e:	d114      	bne.n	800c09a <_strtod_l+0x19a>
 800c070:	b91d      	cbnz	r5, 800c07a <_strtod_l+0x17a>
 800c072:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c074:	4302      	orrs	r2, r0
 800c076:	d095      	beq.n	800bfa4 <_strtod_l+0xa4>
 800c078:	2500      	movs	r5, #0
 800c07a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c07c:	1c62      	adds	r2, r4, #1
 800c07e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c080:	7862      	ldrb	r2, [r4, #1]
 800c082:	2a2b      	cmp	r2, #43	@ 0x2b
 800c084:	d077      	beq.n	800c176 <_strtod_l+0x276>
 800c086:	2a2d      	cmp	r2, #45	@ 0x2d
 800c088:	d07b      	beq.n	800c182 <_strtod_l+0x282>
 800c08a:	f04f 0c00 	mov.w	ip, #0
 800c08e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c092:	2909      	cmp	r1, #9
 800c094:	f240 8082 	bls.w	800c19c <_strtod_l+0x29c>
 800c098:	9419      	str	r4, [sp, #100]	@ 0x64
 800c09a:	f04f 0800 	mov.w	r8, #0
 800c09e:	e0a2      	b.n	800c1e6 <_strtod_l+0x2e6>
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	e7c7      	b.n	800c034 <_strtod_l+0x134>
 800c0a4:	2f08      	cmp	r7, #8
 800c0a6:	bfd5      	itete	le
 800c0a8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c0aa:	9908      	ldrgt	r1, [sp, #32]
 800c0ac:	fb02 3301 	mlale	r3, r2, r1, r3
 800c0b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c0b4:	f100 0001 	add.w	r0, r0, #1
 800c0b8:	bfd4      	ite	le
 800c0ba:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c0bc:	9308      	strgt	r3, [sp, #32]
 800c0be:	3701      	adds	r7, #1
 800c0c0:	9019      	str	r0, [sp, #100]	@ 0x64
 800c0c2:	e7bf      	b.n	800c044 <_strtod_l+0x144>
 800c0c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0c6:	1c5a      	adds	r2, r3, #1
 800c0c8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0ca:	785a      	ldrb	r2, [r3, #1]
 800c0cc:	b37f      	cbz	r7, 800c12e <_strtod_l+0x22e>
 800c0ce:	4681      	mov	r9, r0
 800c0d0:	463d      	mov	r5, r7
 800c0d2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c0d6:	2b09      	cmp	r3, #9
 800c0d8:	d912      	bls.n	800c100 <_strtod_l+0x200>
 800c0da:	2301      	movs	r3, #1
 800c0dc:	e7c4      	b.n	800c068 <_strtod_l+0x168>
 800c0de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0e0:	3001      	adds	r0, #1
 800c0e2:	1c5a      	adds	r2, r3, #1
 800c0e4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0e6:	785a      	ldrb	r2, [r3, #1]
 800c0e8:	2a30      	cmp	r2, #48	@ 0x30
 800c0ea:	d0f8      	beq.n	800c0de <_strtod_l+0x1de>
 800c0ec:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c0f0:	2b08      	cmp	r3, #8
 800c0f2:	f200 84cb 	bhi.w	800ca8c <_strtod_l+0xb8c>
 800c0f6:	4681      	mov	r9, r0
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800c100:	3a30      	subs	r2, #48	@ 0x30
 800c102:	f100 0301 	add.w	r3, r0, #1
 800c106:	d02a      	beq.n	800c15e <_strtod_l+0x25e>
 800c108:	4499      	add	r9, r3
 800c10a:	210a      	movs	r1, #10
 800c10c:	462b      	mov	r3, r5
 800c10e:	eb00 0c05 	add.w	ip, r0, r5
 800c112:	4563      	cmp	r3, ip
 800c114:	d10d      	bne.n	800c132 <_strtod_l+0x232>
 800c116:	1c69      	adds	r1, r5, #1
 800c118:	4401      	add	r1, r0
 800c11a:	4428      	add	r0, r5
 800c11c:	2808      	cmp	r0, #8
 800c11e:	dc16      	bgt.n	800c14e <_strtod_l+0x24e>
 800c120:	230a      	movs	r3, #10
 800c122:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c124:	fb03 2300 	mla	r3, r3, r0, r2
 800c128:	930a      	str	r3, [sp, #40]	@ 0x28
 800c12a:	2300      	movs	r3, #0
 800c12c:	e018      	b.n	800c160 <_strtod_l+0x260>
 800c12e:	4638      	mov	r0, r7
 800c130:	e7da      	b.n	800c0e8 <_strtod_l+0x1e8>
 800c132:	2b08      	cmp	r3, #8
 800c134:	f103 0301 	add.w	r3, r3, #1
 800c138:	dc03      	bgt.n	800c142 <_strtod_l+0x242>
 800c13a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c13c:	434e      	muls	r6, r1
 800c13e:	960a      	str	r6, [sp, #40]	@ 0x28
 800c140:	e7e7      	b.n	800c112 <_strtod_l+0x212>
 800c142:	2b10      	cmp	r3, #16
 800c144:	bfde      	ittt	le
 800c146:	9e08      	ldrle	r6, [sp, #32]
 800c148:	434e      	mulle	r6, r1
 800c14a:	9608      	strle	r6, [sp, #32]
 800c14c:	e7e1      	b.n	800c112 <_strtod_l+0x212>
 800c14e:	280f      	cmp	r0, #15
 800c150:	dceb      	bgt.n	800c12a <_strtod_l+0x22a>
 800c152:	230a      	movs	r3, #10
 800c154:	9808      	ldr	r0, [sp, #32]
 800c156:	fb03 2300 	mla	r3, r3, r0, r2
 800c15a:	9308      	str	r3, [sp, #32]
 800c15c:	e7e5      	b.n	800c12a <_strtod_l+0x22a>
 800c15e:	4629      	mov	r1, r5
 800c160:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c162:	460d      	mov	r5, r1
 800c164:	1c50      	adds	r0, r2, #1
 800c166:	9019      	str	r0, [sp, #100]	@ 0x64
 800c168:	7852      	ldrb	r2, [r2, #1]
 800c16a:	4618      	mov	r0, r3
 800c16c:	e7b1      	b.n	800c0d2 <_strtod_l+0x1d2>
 800c16e:	f04f 0900 	mov.w	r9, #0
 800c172:	2301      	movs	r3, #1
 800c174:	e77d      	b.n	800c072 <_strtod_l+0x172>
 800c176:	f04f 0c00 	mov.w	ip, #0
 800c17a:	1ca2      	adds	r2, r4, #2
 800c17c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c17e:	78a2      	ldrb	r2, [r4, #2]
 800c180:	e785      	b.n	800c08e <_strtod_l+0x18e>
 800c182:	f04f 0c01 	mov.w	ip, #1
 800c186:	e7f8      	b.n	800c17a <_strtod_l+0x27a>
 800c188:	08012070 	.word	0x08012070
 800c18c:	7ff00000 	.word	0x7ff00000
 800c190:	08012058 	.word	0x08012058
 800c194:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c196:	1c51      	adds	r1, r2, #1
 800c198:	9119      	str	r1, [sp, #100]	@ 0x64
 800c19a:	7852      	ldrb	r2, [r2, #1]
 800c19c:	2a30      	cmp	r2, #48	@ 0x30
 800c19e:	d0f9      	beq.n	800c194 <_strtod_l+0x294>
 800c1a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c1a4:	2908      	cmp	r1, #8
 800c1a6:	f63f af78 	bhi.w	800c09a <_strtod_l+0x19a>
 800c1aa:	f04f 080a 	mov.w	r8, #10
 800c1ae:	3a30      	subs	r2, #48	@ 0x30
 800c1b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c1b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c1b4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c1b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c1b8:	1c56      	adds	r6, r2, #1
 800c1ba:	9619      	str	r6, [sp, #100]	@ 0x64
 800c1bc:	7852      	ldrb	r2, [r2, #1]
 800c1be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c1c2:	f1be 0f09 	cmp.w	lr, #9
 800c1c6:	d939      	bls.n	800c23c <_strtod_l+0x33c>
 800c1c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c1ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c1ce:	1a76      	subs	r6, r6, r1
 800c1d0:	2e08      	cmp	r6, #8
 800c1d2:	dc03      	bgt.n	800c1dc <_strtod_l+0x2dc>
 800c1d4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c1d6:	4588      	cmp	r8, r1
 800c1d8:	bfa8      	it	ge
 800c1da:	4688      	movge	r8, r1
 800c1dc:	f1bc 0f00 	cmp.w	ip, #0
 800c1e0:	d001      	beq.n	800c1e6 <_strtod_l+0x2e6>
 800c1e2:	f1c8 0800 	rsb	r8, r8, #0
 800c1e6:	2d00      	cmp	r5, #0
 800c1e8:	d14e      	bne.n	800c288 <_strtod_l+0x388>
 800c1ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c1ec:	4308      	orrs	r0, r1
 800c1ee:	f47f aec0 	bne.w	800bf72 <_strtod_l+0x72>
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	f47f aed6 	bne.w	800bfa4 <_strtod_l+0xa4>
 800c1f8:	2a69      	cmp	r2, #105	@ 0x69
 800c1fa:	d028      	beq.n	800c24e <_strtod_l+0x34e>
 800c1fc:	dc25      	bgt.n	800c24a <_strtod_l+0x34a>
 800c1fe:	2a49      	cmp	r2, #73	@ 0x49
 800c200:	d025      	beq.n	800c24e <_strtod_l+0x34e>
 800c202:	2a4e      	cmp	r2, #78	@ 0x4e
 800c204:	f47f aece 	bne.w	800bfa4 <_strtod_l+0xa4>
 800c208:	499a      	ldr	r1, [pc, #616]	@ (800c474 <_strtod_l+0x574>)
 800c20a:	a819      	add	r0, sp, #100	@ 0x64
 800c20c:	f001 fb94 	bl	800d938 <__match>
 800c210:	2800      	cmp	r0, #0
 800c212:	f43f aec7 	beq.w	800bfa4 <_strtod_l+0xa4>
 800c216:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	2b28      	cmp	r3, #40	@ 0x28
 800c21c:	d12e      	bne.n	800c27c <_strtod_l+0x37c>
 800c21e:	4996      	ldr	r1, [pc, #600]	@ (800c478 <_strtod_l+0x578>)
 800c220:	aa1c      	add	r2, sp, #112	@ 0x70
 800c222:	a819      	add	r0, sp, #100	@ 0x64
 800c224:	f001 fb9c 	bl	800d960 <__hexnan>
 800c228:	2805      	cmp	r0, #5
 800c22a:	d127      	bne.n	800c27c <_strtod_l+0x37c>
 800c22c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c22e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c232:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c236:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c23a:	e69a      	b.n	800bf72 <_strtod_l+0x72>
 800c23c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c23e:	fb08 2101 	mla	r1, r8, r1, r2
 800c242:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c246:	920e      	str	r2, [sp, #56]	@ 0x38
 800c248:	e7b5      	b.n	800c1b6 <_strtod_l+0x2b6>
 800c24a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c24c:	e7da      	b.n	800c204 <_strtod_l+0x304>
 800c24e:	498b      	ldr	r1, [pc, #556]	@ (800c47c <_strtod_l+0x57c>)
 800c250:	a819      	add	r0, sp, #100	@ 0x64
 800c252:	f001 fb71 	bl	800d938 <__match>
 800c256:	2800      	cmp	r0, #0
 800c258:	f43f aea4 	beq.w	800bfa4 <_strtod_l+0xa4>
 800c25c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c25e:	4988      	ldr	r1, [pc, #544]	@ (800c480 <_strtod_l+0x580>)
 800c260:	3b01      	subs	r3, #1
 800c262:	a819      	add	r0, sp, #100	@ 0x64
 800c264:	9319      	str	r3, [sp, #100]	@ 0x64
 800c266:	f001 fb67 	bl	800d938 <__match>
 800c26a:	b910      	cbnz	r0, 800c272 <_strtod_l+0x372>
 800c26c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c26e:	3301      	adds	r3, #1
 800c270:	9319      	str	r3, [sp, #100]	@ 0x64
 800c272:	f04f 0a00 	mov.w	sl, #0
 800c276:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800c484 <_strtod_l+0x584>
 800c27a:	e67a      	b.n	800bf72 <_strtod_l+0x72>
 800c27c:	4882      	ldr	r0, [pc, #520]	@ (800c488 <_strtod_l+0x588>)
 800c27e:	f001 f899 	bl	800d3b4 <nan>
 800c282:	4682      	mov	sl, r0
 800c284:	468b      	mov	fp, r1
 800c286:	e674      	b.n	800bf72 <_strtod_l+0x72>
 800c288:	eba8 0309 	sub.w	r3, r8, r9
 800c28c:	2f00      	cmp	r7, #0
 800c28e:	bf08      	it	eq
 800c290:	462f      	moveq	r7, r5
 800c292:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c294:	2d10      	cmp	r5, #16
 800c296:	462c      	mov	r4, r5
 800c298:	9309      	str	r3, [sp, #36]	@ 0x24
 800c29a:	bfa8      	it	ge
 800c29c:	2410      	movge	r4, #16
 800c29e:	f7f4 f8a1 	bl	80003e4 <__aeabi_ui2d>
 800c2a2:	2d09      	cmp	r5, #9
 800c2a4:	4682      	mov	sl, r0
 800c2a6:	468b      	mov	fp, r1
 800c2a8:	dc11      	bgt.n	800c2ce <_strtod_l+0x3ce>
 800c2aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f43f ae60 	beq.w	800bf72 <_strtod_l+0x72>
 800c2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2b4:	dd76      	ble.n	800c3a4 <_strtod_l+0x4a4>
 800c2b6:	2b16      	cmp	r3, #22
 800c2b8:	dc5d      	bgt.n	800c376 <_strtod_l+0x476>
 800c2ba:	4974      	ldr	r1, [pc, #464]	@ (800c48c <_strtod_l+0x58c>)
 800c2bc:	4652      	mov	r2, sl
 800c2be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c2c2:	465b      	mov	r3, fp
 800c2c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2c8:	f7f4 f906 	bl	80004d8 <__aeabi_dmul>
 800c2cc:	e7d9      	b.n	800c282 <_strtod_l+0x382>
 800c2ce:	4b6f      	ldr	r3, [pc, #444]	@ (800c48c <_strtod_l+0x58c>)
 800c2d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c2d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c2d8:	f7f4 f8fe 	bl	80004d8 <__aeabi_dmul>
 800c2dc:	4682      	mov	sl, r0
 800c2de:	9808      	ldr	r0, [sp, #32]
 800c2e0:	468b      	mov	fp, r1
 800c2e2:	f7f4 f87f 	bl	80003e4 <__aeabi_ui2d>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4650      	mov	r0, sl
 800c2ec:	4659      	mov	r1, fp
 800c2ee:	f7f3 ff3d 	bl	800016c <__adddf3>
 800c2f2:	2d0f      	cmp	r5, #15
 800c2f4:	4682      	mov	sl, r0
 800c2f6:	468b      	mov	fp, r1
 800c2f8:	ddd7      	ble.n	800c2aa <_strtod_l+0x3aa>
 800c2fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2fc:	1b2c      	subs	r4, r5, r4
 800c2fe:	441c      	add	r4, r3
 800c300:	2c00      	cmp	r4, #0
 800c302:	f340 8096 	ble.w	800c432 <_strtod_l+0x532>
 800c306:	f014 030f 	ands.w	r3, r4, #15
 800c30a:	d00a      	beq.n	800c322 <_strtod_l+0x422>
 800c30c:	495f      	ldr	r1, [pc, #380]	@ (800c48c <_strtod_l+0x58c>)
 800c30e:	4652      	mov	r2, sl
 800c310:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c314:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c318:	465b      	mov	r3, fp
 800c31a:	f7f4 f8dd 	bl	80004d8 <__aeabi_dmul>
 800c31e:	4682      	mov	sl, r0
 800c320:	468b      	mov	fp, r1
 800c322:	f034 040f 	bics.w	r4, r4, #15
 800c326:	d073      	beq.n	800c410 <_strtod_l+0x510>
 800c328:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c32c:	dd48      	ble.n	800c3c0 <_strtod_l+0x4c0>
 800c32e:	2400      	movs	r4, #0
 800c330:	46a0      	mov	r8, r4
 800c332:	46a1      	mov	r9, r4
 800c334:	940a      	str	r4, [sp, #40]	@ 0x28
 800c336:	2322      	movs	r3, #34	@ 0x22
 800c338:	f04f 0a00 	mov.w	sl, #0
 800c33c:	9a05      	ldr	r2, [sp, #20]
 800c33e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800c484 <_strtod_l+0x584>
 800c342:	6013      	str	r3, [r2, #0]
 800c344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c346:	2b00      	cmp	r3, #0
 800c348:	f43f ae13 	beq.w	800bf72 <_strtod_l+0x72>
 800c34c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c34e:	9805      	ldr	r0, [sp, #20]
 800c350:	f7ff f94c 	bl	800b5ec <_Bfree>
 800c354:	4649      	mov	r1, r9
 800c356:	9805      	ldr	r0, [sp, #20]
 800c358:	f7ff f948 	bl	800b5ec <_Bfree>
 800c35c:	4641      	mov	r1, r8
 800c35e:	9805      	ldr	r0, [sp, #20]
 800c360:	f7ff f944 	bl	800b5ec <_Bfree>
 800c364:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c366:	9805      	ldr	r0, [sp, #20]
 800c368:	f7ff f940 	bl	800b5ec <_Bfree>
 800c36c:	4621      	mov	r1, r4
 800c36e:	9805      	ldr	r0, [sp, #20]
 800c370:	f7ff f93c 	bl	800b5ec <_Bfree>
 800c374:	e5fd      	b.n	800bf72 <_strtod_l+0x72>
 800c376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c378:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c37c:	4293      	cmp	r3, r2
 800c37e:	dbbc      	blt.n	800c2fa <_strtod_l+0x3fa>
 800c380:	4c42      	ldr	r4, [pc, #264]	@ (800c48c <_strtod_l+0x58c>)
 800c382:	f1c5 050f 	rsb	r5, r5, #15
 800c386:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c38a:	4652      	mov	r2, sl
 800c38c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c390:	465b      	mov	r3, fp
 800c392:	f7f4 f8a1 	bl	80004d8 <__aeabi_dmul>
 800c396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c398:	1b5d      	subs	r5, r3, r5
 800c39a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c39e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c3a2:	e791      	b.n	800c2c8 <_strtod_l+0x3c8>
 800c3a4:	3316      	adds	r3, #22
 800c3a6:	dba8      	blt.n	800c2fa <_strtod_l+0x3fa>
 800c3a8:	4b38      	ldr	r3, [pc, #224]	@ (800c48c <_strtod_l+0x58c>)
 800c3aa:	eba9 0808 	sub.w	r8, r9, r8
 800c3ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c3b2:	4650      	mov	r0, sl
 800c3b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c3b8:	4659      	mov	r1, fp
 800c3ba:	f7f4 f9b7 	bl	800072c <__aeabi_ddiv>
 800c3be:	e760      	b.n	800c282 <_strtod_l+0x382>
 800c3c0:	4b33      	ldr	r3, [pc, #204]	@ (800c490 <_strtod_l+0x590>)
 800c3c2:	4650      	mov	r0, sl
 800c3c4:	9308      	str	r3, [sp, #32]
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	4659      	mov	r1, fp
 800c3ca:	461e      	mov	r6, r3
 800c3cc:	1124      	asrs	r4, r4, #4
 800c3ce:	2c01      	cmp	r4, #1
 800c3d0:	dc21      	bgt.n	800c416 <_strtod_l+0x516>
 800c3d2:	b10b      	cbz	r3, 800c3d8 <_strtod_l+0x4d8>
 800c3d4:	4682      	mov	sl, r0
 800c3d6:	468b      	mov	fp, r1
 800c3d8:	492d      	ldr	r1, [pc, #180]	@ (800c490 <_strtod_l+0x590>)
 800c3da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c3de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c3e2:	4652      	mov	r2, sl
 800c3e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3e8:	465b      	mov	r3, fp
 800c3ea:	f7f4 f875 	bl	80004d8 <__aeabi_dmul>
 800c3ee:	4b25      	ldr	r3, [pc, #148]	@ (800c484 <_strtod_l+0x584>)
 800c3f0:	460a      	mov	r2, r1
 800c3f2:	400b      	ands	r3, r1
 800c3f4:	4927      	ldr	r1, [pc, #156]	@ (800c494 <_strtod_l+0x594>)
 800c3f6:	4682      	mov	sl, r0
 800c3f8:	428b      	cmp	r3, r1
 800c3fa:	d898      	bhi.n	800c32e <_strtod_l+0x42e>
 800c3fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c400:	428b      	cmp	r3, r1
 800c402:	bf86      	itte	hi
 800c404:	f04f 3aff 	movhi.w	sl, #4294967295
 800c408:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c498 <_strtod_l+0x598>
 800c40c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c410:	2300      	movs	r3, #0
 800c412:	9308      	str	r3, [sp, #32]
 800c414:	e07a      	b.n	800c50c <_strtod_l+0x60c>
 800c416:	07e2      	lsls	r2, r4, #31
 800c418:	d505      	bpl.n	800c426 <_strtod_l+0x526>
 800c41a:	9b08      	ldr	r3, [sp, #32]
 800c41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c420:	f7f4 f85a 	bl	80004d8 <__aeabi_dmul>
 800c424:	2301      	movs	r3, #1
 800c426:	9a08      	ldr	r2, [sp, #32]
 800c428:	3601      	adds	r6, #1
 800c42a:	3208      	adds	r2, #8
 800c42c:	1064      	asrs	r4, r4, #1
 800c42e:	9208      	str	r2, [sp, #32]
 800c430:	e7cd      	b.n	800c3ce <_strtod_l+0x4ce>
 800c432:	d0ed      	beq.n	800c410 <_strtod_l+0x510>
 800c434:	4264      	negs	r4, r4
 800c436:	f014 020f 	ands.w	r2, r4, #15
 800c43a:	d00a      	beq.n	800c452 <_strtod_l+0x552>
 800c43c:	4b13      	ldr	r3, [pc, #76]	@ (800c48c <_strtod_l+0x58c>)
 800c43e:	4650      	mov	r0, sl
 800c440:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c444:	4659      	mov	r1, fp
 800c446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44a:	f7f4 f96f 	bl	800072c <__aeabi_ddiv>
 800c44e:	4682      	mov	sl, r0
 800c450:	468b      	mov	fp, r1
 800c452:	1124      	asrs	r4, r4, #4
 800c454:	d0dc      	beq.n	800c410 <_strtod_l+0x510>
 800c456:	2c1f      	cmp	r4, #31
 800c458:	dd20      	ble.n	800c49c <_strtod_l+0x59c>
 800c45a:	2400      	movs	r4, #0
 800c45c:	46a0      	mov	r8, r4
 800c45e:	46a1      	mov	r9, r4
 800c460:	940a      	str	r4, [sp, #40]	@ 0x28
 800c462:	2322      	movs	r3, #34	@ 0x22
 800c464:	9a05      	ldr	r2, [sp, #20]
 800c466:	f04f 0a00 	mov.w	sl, #0
 800c46a:	f04f 0b00 	mov.w	fp, #0
 800c46e:	6013      	str	r3, [r2, #0]
 800c470:	e768      	b.n	800c344 <_strtod_l+0x444>
 800c472:	bf00      	nop
 800c474:	08011e4a 	.word	0x08011e4a
 800c478:	0801205c 	.word	0x0801205c
 800c47c:	08011e42 	.word	0x08011e42
 800c480:	08011e79 	.word	0x08011e79
 800c484:	7ff00000 	.word	0x7ff00000
 800c488:	08012205 	.word	0x08012205
 800c48c:	08011f90 	.word	0x08011f90
 800c490:	08011f68 	.word	0x08011f68
 800c494:	7ca00000 	.word	0x7ca00000
 800c498:	7fefffff 	.word	0x7fefffff
 800c49c:	f014 0310 	ands.w	r3, r4, #16
 800c4a0:	bf18      	it	ne
 800c4a2:	236a      	movne	r3, #106	@ 0x6a
 800c4a4:	4650      	mov	r0, sl
 800c4a6:	9308      	str	r3, [sp, #32]
 800c4a8:	4659      	mov	r1, fp
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	4ea9      	ldr	r6, [pc, #676]	@ (800c754 <_strtod_l+0x854>)
 800c4ae:	07e2      	lsls	r2, r4, #31
 800c4b0:	d504      	bpl.n	800c4bc <_strtod_l+0x5bc>
 800c4b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c4b6:	f7f4 f80f 	bl	80004d8 <__aeabi_dmul>
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	1064      	asrs	r4, r4, #1
 800c4be:	f106 0608 	add.w	r6, r6, #8
 800c4c2:	d1f4      	bne.n	800c4ae <_strtod_l+0x5ae>
 800c4c4:	b10b      	cbz	r3, 800c4ca <_strtod_l+0x5ca>
 800c4c6:	4682      	mov	sl, r0
 800c4c8:	468b      	mov	fp, r1
 800c4ca:	9b08      	ldr	r3, [sp, #32]
 800c4cc:	b1b3      	cbz	r3, 800c4fc <_strtod_l+0x5fc>
 800c4ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c4d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	4659      	mov	r1, fp
 800c4da:	dd0f      	ble.n	800c4fc <_strtod_l+0x5fc>
 800c4dc:	2b1f      	cmp	r3, #31
 800c4de:	dd57      	ble.n	800c590 <_strtod_l+0x690>
 800c4e0:	2b34      	cmp	r3, #52	@ 0x34
 800c4e2:	bfd8      	it	le
 800c4e4:	f04f 33ff 	movle.w	r3, #4294967295
 800c4e8:	f04f 0a00 	mov.w	sl, #0
 800c4ec:	bfcf      	iteee	gt
 800c4ee:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c4f2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c4f6:	4093      	lslle	r3, r2
 800c4f8:	ea03 0b01 	andle.w	fp, r3, r1
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	2300      	movs	r3, #0
 800c500:	4650      	mov	r0, sl
 800c502:	4659      	mov	r1, fp
 800c504:	f7f4 fa50 	bl	80009a8 <__aeabi_dcmpeq>
 800c508:	2800      	cmp	r0, #0
 800c50a:	d1a6      	bne.n	800c45a <_strtod_l+0x55a>
 800c50c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c50e:	463a      	mov	r2, r7
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c514:	462b      	mov	r3, r5
 800c516:	9805      	ldr	r0, [sp, #20]
 800c518:	f7ff f8d0 	bl	800b6bc <__s2b>
 800c51c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c51e:	2800      	cmp	r0, #0
 800c520:	f43f af05 	beq.w	800c32e <_strtod_l+0x42e>
 800c524:	2400      	movs	r4, #0
 800c526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c528:	eba9 0308 	sub.w	r3, r9, r8
 800c52c:	2a00      	cmp	r2, #0
 800c52e:	bfa8      	it	ge
 800c530:	2300      	movge	r3, #0
 800c532:	46a0      	mov	r8, r4
 800c534:	9312      	str	r3, [sp, #72]	@ 0x48
 800c536:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c53a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c53c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c53e:	9805      	ldr	r0, [sp, #20]
 800c540:	6859      	ldr	r1, [r3, #4]
 800c542:	f7ff f813 	bl	800b56c <_Balloc>
 800c546:	4681      	mov	r9, r0
 800c548:	2800      	cmp	r0, #0
 800c54a:	f43f aef4 	beq.w	800c336 <_strtod_l+0x436>
 800c54e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c550:	300c      	adds	r0, #12
 800c552:	691a      	ldr	r2, [r3, #16]
 800c554:	f103 010c 	add.w	r1, r3, #12
 800c558:	3202      	adds	r2, #2
 800c55a:	0092      	lsls	r2, r2, #2
 800c55c:	f7fe f8a3 	bl	800a6a6 <memcpy>
 800c560:	ab1c      	add	r3, sp, #112	@ 0x70
 800c562:	9301      	str	r3, [sp, #4]
 800c564:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	4652      	mov	r2, sl
 800c56a:	465b      	mov	r3, fp
 800c56c:	9805      	ldr	r0, [sp, #20]
 800c56e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c572:	f7ff fbd5 	bl	800bd20 <__d2b>
 800c576:	901a      	str	r0, [sp, #104]	@ 0x68
 800c578:	2800      	cmp	r0, #0
 800c57a:	f43f aedc 	beq.w	800c336 <_strtod_l+0x436>
 800c57e:	2101      	movs	r1, #1
 800c580:	9805      	ldr	r0, [sp, #20]
 800c582:	f7ff f931 	bl	800b7e8 <__i2b>
 800c586:	4680      	mov	r8, r0
 800c588:	b948      	cbnz	r0, 800c59e <_strtod_l+0x69e>
 800c58a:	f04f 0800 	mov.w	r8, #0
 800c58e:	e6d2      	b.n	800c336 <_strtod_l+0x436>
 800c590:	f04f 32ff 	mov.w	r2, #4294967295
 800c594:	fa02 f303 	lsl.w	r3, r2, r3
 800c598:	ea03 0a0a 	and.w	sl, r3, sl
 800c59c:	e7ae      	b.n	800c4fc <_strtod_l+0x5fc>
 800c59e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c5a0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c5a2:	2d00      	cmp	r5, #0
 800c5a4:	bfab      	itete	ge
 800c5a6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c5a8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c5aa:	18ef      	addge	r7, r5, r3
 800c5ac:	1b5e      	sublt	r6, r3, r5
 800c5ae:	9b08      	ldr	r3, [sp, #32]
 800c5b0:	bfa8      	it	ge
 800c5b2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c5b4:	eba5 0503 	sub.w	r5, r5, r3
 800c5b8:	4415      	add	r5, r2
 800c5ba:	4b67      	ldr	r3, [pc, #412]	@ (800c758 <_strtod_l+0x858>)
 800c5bc:	f105 35ff 	add.w	r5, r5, #4294967295
 800c5c0:	bfb8      	it	lt
 800c5c2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c5c4:	429d      	cmp	r5, r3
 800c5c6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c5ca:	da50      	bge.n	800c66e <_strtod_l+0x76e>
 800c5cc:	1b5b      	subs	r3, r3, r5
 800c5ce:	2b1f      	cmp	r3, #31
 800c5d0:	f04f 0101 	mov.w	r1, #1
 800c5d4:	eba2 0203 	sub.w	r2, r2, r3
 800c5d8:	dc3d      	bgt.n	800c656 <_strtod_l+0x756>
 800c5da:	fa01 f303 	lsl.w	r3, r1, r3
 800c5de:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	9310      	str	r3, [sp, #64]	@ 0x40
 800c5e4:	18bd      	adds	r5, r7, r2
 800c5e6:	9b08      	ldr	r3, [sp, #32]
 800c5e8:	42af      	cmp	r7, r5
 800c5ea:	4416      	add	r6, r2
 800c5ec:	441e      	add	r6, r3
 800c5ee:	463b      	mov	r3, r7
 800c5f0:	bfa8      	it	ge
 800c5f2:	462b      	movge	r3, r5
 800c5f4:	42b3      	cmp	r3, r6
 800c5f6:	bfa8      	it	ge
 800c5f8:	4633      	movge	r3, r6
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	bfc2      	ittt	gt
 800c5fe:	1aed      	subgt	r5, r5, r3
 800c600:	1af6      	subgt	r6, r6, r3
 800c602:	1aff      	subgt	r7, r7, r3
 800c604:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c606:	2b00      	cmp	r3, #0
 800c608:	dd16      	ble.n	800c638 <_strtod_l+0x738>
 800c60a:	4641      	mov	r1, r8
 800c60c:	461a      	mov	r2, r3
 800c60e:	9805      	ldr	r0, [sp, #20]
 800c610:	f7ff f9a8 	bl	800b964 <__pow5mult>
 800c614:	4680      	mov	r8, r0
 800c616:	2800      	cmp	r0, #0
 800c618:	d0b7      	beq.n	800c58a <_strtod_l+0x68a>
 800c61a:	4601      	mov	r1, r0
 800c61c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c61e:	9805      	ldr	r0, [sp, #20]
 800c620:	f7ff f8f8 	bl	800b814 <__multiply>
 800c624:	900e      	str	r0, [sp, #56]	@ 0x38
 800c626:	2800      	cmp	r0, #0
 800c628:	f43f ae85 	beq.w	800c336 <_strtod_l+0x436>
 800c62c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c62e:	9805      	ldr	r0, [sp, #20]
 800c630:	f7fe ffdc 	bl	800b5ec <_Bfree>
 800c634:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c636:	931a      	str	r3, [sp, #104]	@ 0x68
 800c638:	2d00      	cmp	r5, #0
 800c63a:	dc1d      	bgt.n	800c678 <_strtod_l+0x778>
 800c63c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c63e:	2b00      	cmp	r3, #0
 800c640:	dd23      	ble.n	800c68a <_strtod_l+0x78a>
 800c642:	4649      	mov	r1, r9
 800c644:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c646:	9805      	ldr	r0, [sp, #20]
 800c648:	f7ff f98c 	bl	800b964 <__pow5mult>
 800c64c:	4681      	mov	r9, r0
 800c64e:	b9e0      	cbnz	r0, 800c68a <_strtod_l+0x78a>
 800c650:	f04f 0900 	mov.w	r9, #0
 800c654:	e66f      	b.n	800c336 <_strtod_l+0x436>
 800c656:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c65a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c65e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c662:	35e2      	adds	r5, #226	@ 0xe2
 800c664:	fa01 f305 	lsl.w	r3, r1, r5
 800c668:	9310      	str	r3, [sp, #64]	@ 0x40
 800c66a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c66c:	e7ba      	b.n	800c5e4 <_strtod_l+0x6e4>
 800c66e:	2300      	movs	r3, #0
 800c670:	9310      	str	r3, [sp, #64]	@ 0x40
 800c672:	2301      	movs	r3, #1
 800c674:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c676:	e7b5      	b.n	800c5e4 <_strtod_l+0x6e4>
 800c678:	462a      	mov	r2, r5
 800c67a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c67c:	9805      	ldr	r0, [sp, #20]
 800c67e:	f7ff f9cb 	bl	800ba18 <__lshift>
 800c682:	901a      	str	r0, [sp, #104]	@ 0x68
 800c684:	2800      	cmp	r0, #0
 800c686:	d1d9      	bne.n	800c63c <_strtod_l+0x73c>
 800c688:	e655      	b.n	800c336 <_strtod_l+0x436>
 800c68a:	2e00      	cmp	r6, #0
 800c68c:	dd07      	ble.n	800c69e <_strtod_l+0x79e>
 800c68e:	4649      	mov	r1, r9
 800c690:	4632      	mov	r2, r6
 800c692:	9805      	ldr	r0, [sp, #20]
 800c694:	f7ff f9c0 	bl	800ba18 <__lshift>
 800c698:	4681      	mov	r9, r0
 800c69a:	2800      	cmp	r0, #0
 800c69c:	d0d8      	beq.n	800c650 <_strtod_l+0x750>
 800c69e:	2f00      	cmp	r7, #0
 800c6a0:	dd08      	ble.n	800c6b4 <_strtod_l+0x7b4>
 800c6a2:	4641      	mov	r1, r8
 800c6a4:	463a      	mov	r2, r7
 800c6a6:	9805      	ldr	r0, [sp, #20]
 800c6a8:	f7ff f9b6 	bl	800ba18 <__lshift>
 800c6ac:	4680      	mov	r8, r0
 800c6ae:	2800      	cmp	r0, #0
 800c6b0:	f43f ae41 	beq.w	800c336 <_strtod_l+0x436>
 800c6b4:	464a      	mov	r2, r9
 800c6b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c6b8:	9805      	ldr	r0, [sp, #20]
 800c6ba:	f7ff fa35 	bl	800bb28 <__mdiff>
 800c6be:	4604      	mov	r4, r0
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	f43f ae38 	beq.w	800c336 <_strtod_l+0x436>
 800c6c6:	68c3      	ldr	r3, [r0, #12]
 800c6c8:	4641      	mov	r1, r8
 800c6ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	60c3      	str	r3, [r0, #12]
 800c6d0:	f7ff fa0e 	bl	800baf0 <__mcmp>
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	da45      	bge.n	800c764 <_strtod_l+0x864>
 800c6d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6da:	ea53 030a 	orrs.w	r3, r3, sl
 800c6de:	d16b      	bne.n	800c7b8 <_strtod_l+0x8b8>
 800c6e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d167      	bne.n	800c7b8 <_strtod_l+0x8b8>
 800c6e8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c6ec:	0d1b      	lsrs	r3, r3, #20
 800c6ee:	051b      	lsls	r3, r3, #20
 800c6f0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c6f4:	d960      	bls.n	800c7b8 <_strtod_l+0x8b8>
 800c6f6:	6963      	ldr	r3, [r4, #20]
 800c6f8:	b913      	cbnz	r3, 800c700 <_strtod_l+0x800>
 800c6fa:	6923      	ldr	r3, [r4, #16]
 800c6fc:	2b01      	cmp	r3, #1
 800c6fe:	dd5b      	ble.n	800c7b8 <_strtod_l+0x8b8>
 800c700:	4621      	mov	r1, r4
 800c702:	2201      	movs	r2, #1
 800c704:	9805      	ldr	r0, [sp, #20]
 800c706:	f7ff f987 	bl	800ba18 <__lshift>
 800c70a:	4641      	mov	r1, r8
 800c70c:	4604      	mov	r4, r0
 800c70e:	f7ff f9ef 	bl	800baf0 <__mcmp>
 800c712:	2800      	cmp	r0, #0
 800c714:	dd50      	ble.n	800c7b8 <_strtod_l+0x8b8>
 800c716:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c71a:	9a08      	ldr	r2, [sp, #32]
 800c71c:	0d1b      	lsrs	r3, r3, #20
 800c71e:	051b      	lsls	r3, r3, #20
 800c720:	2a00      	cmp	r2, #0
 800c722:	d06a      	beq.n	800c7fa <_strtod_l+0x8fa>
 800c724:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c728:	d867      	bhi.n	800c7fa <_strtod_l+0x8fa>
 800c72a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c72e:	f67f ae98 	bls.w	800c462 <_strtod_l+0x562>
 800c732:	4650      	mov	r0, sl
 800c734:	4659      	mov	r1, fp
 800c736:	4b09      	ldr	r3, [pc, #36]	@ (800c75c <_strtod_l+0x85c>)
 800c738:	2200      	movs	r2, #0
 800c73a:	f7f3 fecd 	bl	80004d8 <__aeabi_dmul>
 800c73e:	4b08      	ldr	r3, [pc, #32]	@ (800c760 <_strtod_l+0x860>)
 800c740:	4682      	mov	sl, r0
 800c742:	400b      	ands	r3, r1
 800c744:	468b      	mov	fp, r1
 800c746:	2b00      	cmp	r3, #0
 800c748:	f47f ae00 	bne.w	800c34c <_strtod_l+0x44c>
 800c74c:	2322      	movs	r3, #34	@ 0x22
 800c74e:	9a05      	ldr	r2, [sp, #20]
 800c750:	6013      	str	r3, [r2, #0]
 800c752:	e5fb      	b.n	800c34c <_strtod_l+0x44c>
 800c754:	08012088 	.word	0x08012088
 800c758:	fffffc02 	.word	0xfffffc02
 800c75c:	39500000 	.word	0x39500000
 800c760:	7ff00000 	.word	0x7ff00000
 800c764:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c768:	d165      	bne.n	800c836 <_strtod_l+0x936>
 800c76a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c76c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c770:	b35a      	cbz	r2, 800c7ca <_strtod_l+0x8ca>
 800c772:	4a99      	ldr	r2, [pc, #612]	@ (800c9d8 <_strtod_l+0xad8>)
 800c774:	4293      	cmp	r3, r2
 800c776:	d12b      	bne.n	800c7d0 <_strtod_l+0x8d0>
 800c778:	9b08      	ldr	r3, [sp, #32]
 800c77a:	4651      	mov	r1, sl
 800c77c:	b303      	cbz	r3, 800c7c0 <_strtod_l+0x8c0>
 800c77e:	465a      	mov	r2, fp
 800c780:	4b96      	ldr	r3, [pc, #600]	@ (800c9dc <_strtod_l+0xadc>)
 800c782:	4013      	ands	r3, r2
 800c784:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c788:	f04f 32ff 	mov.w	r2, #4294967295
 800c78c:	d81b      	bhi.n	800c7c6 <_strtod_l+0x8c6>
 800c78e:	0d1b      	lsrs	r3, r3, #20
 800c790:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c794:	fa02 f303 	lsl.w	r3, r2, r3
 800c798:	4299      	cmp	r1, r3
 800c79a:	d119      	bne.n	800c7d0 <_strtod_l+0x8d0>
 800c79c:	4b90      	ldr	r3, [pc, #576]	@ (800c9e0 <_strtod_l+0xae0>)
 800c79e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d102      	bne.n	800c7aa <_strtod_l+0x8aa>
 800c7a4:	3101      	adds	r1, #1
 800c7a6:	f43f adc6 	beq.w	800c336 <_strtod_l+0x436>
 800c7aa:	f04f 0a00 	mov.w	sl, #0
 800c7ae:	4b8b      	ldr	r3, [pc, #556]	@ (800c9dc <_strtod_l+0xadc>)
 800c7b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7b2:	401a      	ands	r2, r3
 800c7b4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c7b8:	9b08      	ldr	r3, [sp, #32]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d1b9      	bne.n	800c732 <_strtod_l+0x832>
 800c7be:	e5c5      	b.n	800c34c <_strtod_l+0x44c>
 800c7c0:	f04f 33ff 	mov.w	r3, #4294967295
 800c7c4:	e7e8      	b.n	800c798 <_strtod_l+0x898>
 800c7c6:	4613      	mov	r3, r2
 800c7c8:	e7e6      	b.n	800c798 <_strtod_l+0x898>
 800c7ca:	ea53 030a 	orrs.w	r3, r3, sl
 800c7ce:	d0a2      	beq.n	800c716 <_strtod_l+0x816>
 800c7d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c7d2:	b1db      	cbz	r3, 800c80c <_strtod_l+0x90c>
 800c7d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7d6:	4213      	tst	r3, r2
 800c7d8:	d0ee      	beq.n	800c7b8 <_strtod_l+0x8b8>
 800c7da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7dc:	4650      	mov	r0, sl
 800c7de:	4659      	mov	r1, fp
 800c7e0:	9a08      	ldr	r2, [sp, #32]
 800c7e2:	b1bb      	cbz	r3, 800c814 <_strtod_l+0x914>
 800c7e4:	f7ff fb68 	bl	800beb8 <sulp>
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c7f0:	f7f3 fcbc 	bl	800016c <__adddf3>
 800c7f4:	4682      	mov	sl, r0
 800c7f6:	468b      	mov	fp, r1
 800c7f8:	e7de      	b.n	800c7b8 <_strtod_l+0x8b8>
 800c7fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c7fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c802:	f04f 3aff 	mov.w	sl, #4294967295
 800c806:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c80a:	e7d5      	b.n	800c7b8 <_strtod_l+0x8b8>
 800c80c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c80e:	ea13 0f0a 	tst.w	r3, sl
 800c812:	e7e1      	b.n	800c7d8 <_strtod_l+0x8d8>
 800c814:	f7ff fb50 	bl	800beb8 <sulp>
 800c818:	4602      	mov	r2, r0
 800c81a:	460b      	mov	r3, r1
 800c81c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c820:	f7f3 fca2 	bl	8000168 <__aeabi_dsub>
 800c824:	2200      	movs	r2, #0
 800c826:	2300      	movs	r3, #0
 800c828:	4682      	mov	sl, r0
 800c82a:	468b      	mov	fp, r1
 800c82c:	f7f4 f8bc 	bl	80009a8 <__aeabi_dcmpeq>
 800c830:	2800      	cmp	r0, #0
 800c832:	d0c1      	beq.n	800c7b8 <_strtod_l+0x8b8>
 800c834:	e615      	b.n	800c462 <_strtod_l+0x562>
 800c836:	4641      	mov	r1, r8
 800c838:	4620      	mov	r0, r4
 800c83a:	f7ff fac9 	bl	800bdd0 <__ratio>
 800c83e:	2200      	movs	r2, #0
 800c840:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c844:	4606      	mov	r6, r0
 800c846:	460f      	mov	r7, r1
 800c848:	f7f4 f8c2 	bl	80009d0 <__aeabi_dcmple>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d06d      	beq.n	800c92c <_strtod_l+0xa2c>
 800c850:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c852:	2b00      	cmp	r3, #0
 800c854:	d178      	bne.n	800c948 <_strtod_l+0xa48>
 800c856:	f1ba 0f00 	cmp.w	sl, #0
 800c85a:	d156      	bne.n	800c90a <_strtod_l+0xa0a>
 800c85c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c85e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c862:	2b00      	cmp	r3, #0
 800c864:	d158      	bne.n	800c918 <_strtod_l+0xa18>
 800c866:	2200      	movs	r2, #0
 800c868:	4630      	mov	r0, r6
 800c86a:	4639      	mov	r1, r7
 800c86c:	4b5d      	ldr	r3, [pc, #372]	@ (800c9e4 <_strtod_l+0xae4>)
 800c86e:	f7f4 f8a5 	bl	80009bc <__aeabi_dcmplt>
 800c872:	2800      	cmp	r0, #0
 800c874:	d157      	bne.n	800c926 <_strtod_l+0xa26>
 800c876:	4630      	mov	r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	2200      	movs	r2, #0
 800c87c:	4b5a      	ldr	r3, [pc, #360]	@ (800c9e8 <_strtod_l+0xae8>)
 800c87e:	f7f3 fe2b 	bl	80004d8 <__aeabi_dmul>
 800c882:	4606      	mov	r6, r0
 800c884:	460f      	mov	r7, r1
 800c886:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c88a:	9606      	str	r6, [sp, #24]
 800c88c:	9307      	str	r3, [sp, #28]
 800c88e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c892:	4d52      	ldr	r5, [pc, #328]	@ (800c9dc <_strtod_l+0xadc>)
 800c894:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c898:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c89a:	401d      	ands	r5, r3
 800c89c:	4b53      	ldr	r3, [pc, #332]	@ (800c9ec <_strtod_l+0xaec>)
 800c89e:	429d      	cmp	r5, r3
 800c8a0:	f040 80aa 	bne.w	800c9f8 <_strtod_l+0xaf8>
 800c8a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8a6:	4650      	mov	r0, sl
 800c8a8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c8ac:	4659      	mov	r1, fp
 800c8ae:	f7ff f9cf 	bl	800bc50 <__ulp>
 800c8b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8b6:	f7f3 fe0f 	bl	80004d8 <__aeabi_dmul>
 800c8ba:	4652      	mov	r2, sl
 800c8bc:	465b      	mov	r3, fp
 800c8be:	f7f3 fc55 	bl	800016c <__adddf3>
 800c8c2:	460b      	mov	r3, r1
 800c8c4:	4945      	ldr	r1, [pc, #276]	@ (800c9dc <_strtod_l+0xadc>)
 800c8c6:	4a4a      	ldr	r2, [pc, #296]	@ (800c9f0 <_strtod_l+0xaf0>)
 800c8c8:	4019      	ands	r1, r3
 800c8ca:	4291      	cmp	r1, r2
 800c8cc:	4682      	mov	sl, r0
 800c8ce:	d942      	bls.n	800c956 <_strtod_l+0xa56>
 800c8d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c8d2:	4b43      	ldr	r3, [pc, #268]	@ (800c9e0 <_strtod_l+0xae0>)
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d103      	bne.n	800c8e0 <_strtod_l+0x9e0>
 800c8d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8da:	3301      	adds	r3, #1
 800c8dc:	f43f ad2b 	beq.w	800c336 <_strtod_l+0x436>
 800c8e0:	f04f 3aff 	mov.w	sl, #4294967295
 800c8e4:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800c9e0 <_strtod_l+0xae0>
 800c8e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c8ea:	9805      	ldr	r0, [sp, #20]
 800c8ec:	f7fe fe7e 	bl	800b5ec <_Bfree>
 800c8f0:	4649      	mov	r1, r9
 800c8f2:	9805      	ldr	r0, [sp, #20]
 800c8f4:	f7fe fe7a 	bl	800b5ec <_Bfree>
 800c8f8:	4641      	mov	r1, r8
 800c8fa:	9805      	ldr	r0, [sp, #20]
 800c8fc:	f7fe fe76 	bl	800b5ec <_Bfree>
 800c900:	4621      	mov	r1, r4
 800c902:	9805      	ldr	r0, [sp, #20]
 800c904:	f7fe fe72 	bl	800b5ec <_Bfree>
 800c908:	e618      	b.n	800c53c <_strtod_l+0x63c>
 800c90a:	f1ba 0f01 	cmp.w	sl, #1
 800c90e:	d103      	bne.n	800c918 <_strtod_l+0xa18>
 800c910:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c912:	2b00      	cmp	r3, #0
 800c914:	f43f ada5 	beq.w	800c462 <_strtod_l+0x562>
 800c918:	2200      	movs	r2, #0
 800c91a:	4b36      	ldr	r3, [pc, #216]	@ (800c9f4 <_strtod_l+0xaf4>)
 800c91c:	2600      	movs	r6, #0
 800c91e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c922:	4f30      	ldr	r7, [pc, #192]	@ (800c9e4 <_strtod_l+0xae4>)
 800c924:	e7b3      	b.n	800c88e <_strtod_l+0x98e>
 800c926:	2600      	movs	r6, #0
 800c928:	4f2f      	ldr	r7, [pc, #188]	@ (800c9e8 <_strtod_l+0xae8>)
 800c92a:	e7ac      	b.n	800c886 <_strtod_l+0x986>
 800c92c:	4630      	mov	r0, r6
 800c92e:	4639      	mov	r1, r7
 800c930:	4b2d      	ldr	r3, [pc, #180]	@ (800c9e8 <_strtod_l+0xae8>)
 800c932:	2200      	movs	r2, #0
 800c934:	f7f3 fdd0 	bl	80004d8 <__aeabi_dmul>
 800c938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c93a:	4606      	mov	r6, r0
 800c93c:	460f      	mov	r7, r1
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d0a1      	beq.n	800c886 <_strtod_l+0x986>
 800c942:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c946:	e7a2      	b.n	800c88e <_strtod_l+0x98e>
 800c948:	2200      	movs	r2, #0
 800c94a:	4b26      	ldr	r3, [pc, #152]	@ (800c9e4 <_strtod_l+0xae4>)
 800c94c:	4616      	mov	r6, r2
 800c94e:	461f      	mov	r7, r3
 800c950:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c954:	e79b      	b.n	800c88e <_strtod_l+0x98e>
 800c956:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c95a:	9b08      	ldr	r3, [sp, #32]
 800c95c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c960:	2b00      	cmp	r3, #0
 800c962:	d1c1      	bne.n	800c8e8 <_strtod_l+0x9e8>
 800c964:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c968:	0d1b      	lsrs	r3, r3, #20
 800c96a:	051b      	lsls	r3, r3, #20
 800c96c:	429d      	cmp	r5, r3
 800c96e:	d1bb      	bne.n	800c8e8 <_strtod_l+0x9e8>
 800c970:	4630      	mov	r0, r6
 800c972:	4639      	mov	r1, r7
 800c974:	f7f4 f8f8 	bl	8000b68 <__aeabi_d2lz>
 800c978:	f7f3 fd80 	bl	800047c <__aeabi_l2d>
 800c97c:	4602      	mov	r2, r0
 800c97e:	460b      	mov	r3, r1
 800c980:	4630      	mov	r0, r6
 800c982:	4639      	mov	r1, r7
 800c984:	f7f3 fbf0 	bl	8000168 <__aeabi_dsub>
 800c988:	460b      	mov	r3, r1
 800c98a:	4602      	mov	r2, r0
 800c98c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c990:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c996:	ea46 060a 	orr.w	r6, r6, sl
 800c99a:	431e      	orrs	r6, r3
 800c99c:	d069      	beq.n	800ca72 <_strtod_l+0xb72>
 800c99e:	a30a      	add	r3, pc, #40	@ (adr r3, 800c9c8 <_strtod_l+0xac8>)
 800c9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a4:	f7f4 f80a 	bl	80009bc <__aeabi_dcmplt>
 800c9a8:	2800      	cmp	r0, #0
 800c9aa:	f47f accf 	bne.w	800c34c <_strtod_l+0x44c>
 800c9ae:	a308      	add	r3, pc, #32	@ (adr r3, 800c9d0 <_strtod_l+0xad0>)
 800c9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9b8:	f7f4 f81e 	bl	80009f8 <__aeabi_dcmpgt>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d093      	beq.n	800c8e8 <_strtod_l+0x9e8>
 800c9c0:	e4c4      	b.n	800c34c <_strtod_l+0x44c>
 800c9c2:	bf00      	nop
 800c9c4:	f3af 8000 	nop.w
 800c9c8:	94a03595 	.word	0x94a03595
 800c9cc:	3fdfffff 	.word	0x3fdfffff
 800c9d0:	35afe535 	.word	0x35afe535
 800c9d4:	3fe00000 	.word	0x3fe00000
 800c9d8:	000fffff 	.word	0x000fffff
 800c9dc:	7ff00000 	.word	0x7ff00000
 800c9e0:	7fefffff 	.word	0x7fefffff
 800c9e4:	3ff00000 	.word	0x3ff00000
 800c9e8:	3fe00000 	.word	0x3fe00000
 800c9ec:	7fe00000 	.word	0x7fe00000
 800c9f0:	7c9fffff 	.word	0x7c9fffff
 800c9f4:	bff00000 	.word	0xbff00000
 800c9f8:	9b08      	ldr	r3, [sp, #32]
 800c9fa:	b323      	cbz	r3, 800ca46 <_strtod_l+0xb46>
 800c9fc:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ca00:	d821      	bhi.n	800ca46 <_strtod_l+0xb46>
 800ca02:	a327      	add	r3, pc, #156	@ (adr r3, 800caa0 <_strtod_l+0xba0>)
 800ca04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca08:	4630      	mov	r0, r6
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	f7f3 ffe0 	bl	80009d0 <__aeabi_dcmple>
 800ca10:	b1a0      	cbz	r0, 800ca3c <_strtod_l+0xb3c>
 800ca12:	4639      	mov	r1, r7
 800ca14:	4630      	mov	r0, r6
 800ca16:	f7f4 f837 	bl	8000a88 <__aeabi_d2uiz>
 800ca1a:	2801      	cmp	r0, #1
 800ca1c:	bf38      	it	cc
 800ca1e:	2001      	movcc	r0, #1
 800ca20:	f7f3 fce0 	bl	80003e4 <__aeabi_ui2d>
 800ca24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca26:	4606      	mov	r6, r0
 800ca28:	460f      	mov	r7, r1
 800ca2a:	b9fb      	cbnz	r3, 800ca6c <_strtod_l+0xb6c>
 800ca2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ca30:	9014      	str	r0, [sp, #80]	@ 0x50
 800ca32:	9315      	str	r3, [sp, #84]	@ 0x54
 800ca34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ca38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ca3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ca3e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ca42:	1b5b      	subs	r3, r3, r5
 800ca44:	9311      	str	r3, [sp, #68]	@ 0x44
 800ca46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca4a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ca4e:	f7ff f8ff 	bl	800bc50 <__ulp>
 800ca52:	4602      	mov	r2, r0
 800ca54:	460b      	mov	r3, r1
 800ca56:	4650      	mov	r0, sl
 800ca58:	4659      	mov	r1, fp
 800ca5a:	f7f3 fd3d 	bl	80004d8 <__aeabi_dmul>
 800ca5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ca62:	f7f3 fb83 	bl	800016c <__adddf3>
 800ca66:	4682      	mov	sl, r0
 800ca68:	468b      	mov	fp, r1
 800ca6a:	e776      	b.n	800c95a <_strtod_l+0xa5a>
 800ca6c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ca70:	e7e0      	b.n	800ca34 <_strtod_l+0xb34>
 800ca72:	a30d      	add	r3, pc, #52	@ (adr r3, 800caa8 <_strtod_l+0xba8>)
 800ca74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca78:	f7f3 ffa0 	bl	80009bc <__aeabi_dcmplt>
 800ca7c:	e79e      	b.n	800c9bc <_strtod_l+0xabc>
 800ca7e:	2300      	movs	r3, #0
 800ca80:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca84:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ca86:	6013      	str	r3, [r2, #0]
 800ca88:	f7ff ba77 	b.w	800bf7a <_strtod_l+0x7a>
 800ca8c:	2a65      	cmp	r2, #101	@ 0x65
 800ca8e:	f43f ab6e 	beq.w	800c16e <_strtod_l+0x26e>
 800ca92:	2a45      	cmp	r2, #69	@ 0x45
 800ca94:	f43f ab6b 	beq.w	800c16e <_strtod_l+0x26e>
 800ca98:	2301      	movs	r3, #1
 800ca9a:	f7ff bba6 	b.w	800c1ea <_strtod_l+0x2ea>
 800ca9e:	bf00      	nop
 800caa0:	ffc00000 	.word	0xffc00000
 800caa4:	41dfffff 	.word	0x41dfffff
 800caa8:	94a03595 	.word	0x94a03595
 800caac:	3fcfffff 	.word	0x3fcfffff

0800cab0 <_strtod_r>:
 800cab0:	4b01      	ldr	r3, [pc, #4]	@ (800cab8 <_strtod_r+0x8>)
 800cab2:	f7ff ba25 	b.w	800bf00 <_strtod_l>
 800cab6:	bf00      	nop
 800cab8:	20000074 	.word	0x20000074

0800cabc <_strtol_l.constprop.0>:
 800cabc:	2b24      	cmp	r3, #36	@ 0x24
 800cabe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cac2:	4686      	mov	lr, r0
 800cac4:	4690      	mov	r8, r2
 800cac6:	d801      	bhi.n	800cacc <_strtol_l.constprop.0+0x10>
 800cac8:	2b01      	cmp	r3, #1
 800caca:	d106      	bne.n	800cada <_strtol_l.constprop.0+0x1e>
 800cacc:	f7fd fdb0 	bl	800a630 <__errno>
 800cad0:	2316      	movs	r3, #22
 800cad2:	6003      	str	r3, [r0, #0]
 800cad4:	2000      	movs	r0, #0
 800cad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cada:	460d      	mov	r5, r1
 800cadc:	4833      	ldr	r0, [pc, #204]	@ (800cbac <_strtol_l.constprop.0+0xf0>)
 800cade:	462a      	mov	r2, r5
 800cae0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cae4:	5d06      	ldrb	r6, [r0, r4]
 800cae6:	f016 0608 	ands.w	r6, r6, #8
 800caea:	d1f8      	bne.n	800cade <_strtol_l.constprop.0+0x22>
 800caec:	2c2d      	cmp	r4, #45	@ 0x2d
 800caee:	d12d      	bne.n	800cb4c <_strtol_l.constprop.0+0x90>
 800caf0:	2601      	movs	r6, #1
 800caf2:	782c      	ldrb	r4, [r5, #0]
 800caf4:	1c95      	adds	r5, r2, #2
 800caf6:	f033 0210 	bics.w	r2, r3, #16
 800cafa:	d109      	bne.n	800cb10 <_strtol_l.constprop.0+0x54>
 800cafc:	2c30      	cmp	r4, #48	@ 0x30
 800cafe:	d12a      	bne.n	800cb56 <_strtol_l.constprop.0+0x9a>
 800cb00:	782a      	ldrb	r2, [r5, #0]
 800cb02:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cb06:	2a58      	cmp	r2, #88	@ 0x58
 800cb08:	d125      	bne.n	800cb56 <_strtol_l.constprop.0+0x9a>
 800cb0a:	2310      	movs	r3, #16
 800cb0c:	786c      	ldrb	r4, [r5, #1]
 800cb0e:	3502      	adds	r5, #2
 800cb10:	2200      	movs	r2, #0
 800cb12:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cb16:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cb1a:	fbbc f9f3 	udiv	r9, ip, r3
 800cb1e:	4610      	mov	r0, r2
 800cb20:	fb03 ca19 	mls	sl, r3, r9, ip
 800cb24:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cb28:	2f09      	cmp	r7, #9
 800cb2a:	d81b      	bhi.n	800cb64 <_strtol_l.constprop.0+0xa8>
 800cb2c:	463c      	mov	r4, r7
 800cb2e:	42a3      	cmp	r3, r4
 800cb30:	dd27      	ble.n	800cb82 <_strtol_l.constprop.0+0xc6>
 800cb32:	1c57      	adds	r7, r2, #1
 800cb34:	d007      	beq.n	800cb46 <_strtol_l.constprop.0+0x8a>
 800cb36:	4581      	cmp	r9, r0
 800cb38:	d320      	bcc.n	800cb7c <_strtol_l.constprop.0+0xc0>
 800cb3a:	d101      	bne.n	800cb40 <_strtol_l.constprop.0+0x84>
 800cb3c:	45a2      	cmp	sl, r4
 800cb3e:	db1d      	blt.n	800cb7c <_strtol_l.constprop.0+0xc0>
 800cb40:	2201      	movs	r2, #1
 800cb42:	fb00 4003 	mla	r0, r0, r3, r4
 800cb46:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb4a:	e7eb      	b.n	800cb24 <_strtol_l.constprop.0+0x68>
 800cb4c:	2c2b      	cmp	r4, #43	@ 0x2b
 800cb4e:	bf04      	itt	eq
 800cb50:	782c      	ldrbeq	r4, [r5, #0]
 800cb52:	1c95      	addeq	r5, r2, #2
 800cb54:	e7cf      	b.n	800caf6 <_strtol_l.constprop.0+0x3a>
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d1da      	bne.n	800cb10 <_strtol_l.constprop.0+0x54>
 800cb5a:	2c30      	cmp	r4, #48	@ 0x30
 800cb5c:	bf0c      	ite	eq
 800cb5e:	2308      	moveq	r3, #8
 800cb60:	230a      	movne	r3, #10
 800cb62:	e7d5      	b.n	800cb10 <_strtol_l.constprop.0+0x54>
 800cb64:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cb68:	2f19      	cmp	r7, #25
 800cb6a:	d801      	bhi.n	800cb70 <_strtol_l.constprop.0+0xb4>
 800cb6c:	3c37      	subs	r4, #55	@ 0x37
 800cb6e:	e7de      	b.n	800cb2e <_strtol_l.constprop.0+0x72>
 800cb70:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cb74:	2f19      	cmp	r7, #25
 800cb76:	d804      	bhi.n	800cb82 <_strtol_l.constprop.0+0xc6>
 800cb78:	3c57      	subs	r4, #87	@ 0x57
 800cb7a:	e7d8      	b.n	800cb2e <_strtol_l.constprop.0+0x72>
 800cb7c:	f04f 32ff 	mov.w	r2, #4294967295
 800cb80:	e7e1      	b.n	800cb46 <_strtol_l.constprop.0+0x8a>
 800cb82:	1c53      	adds	r3, r2, #1
 800cb84:	d108      	bne.n	800cb98 <_strtol_l.constprop.0+0xdc>
 800cb86:	2322      	movs	r3, #34	@ 0x22
 800cb88:	4660      	mov	r0, ip
 800cb8a:	f8ce 3000 	str.w	r3, [lr]
 800cb8e:	f1b8 0f00 	cmp.w	r8, #0
 800cb92:	d0a0      	beq.n	800cad6 <_strtol_l.constprop.0+0x1a>
 800cb94:	1e69      	subs	r1, r5, #1
 800cb96:	e006      	b.n	800cba6 <_strtol_l.constprop.0+0xea>
 800cb98:	b106      	cbz	r6, 800cb9c <_strtol_l.constprop.0+0xe0>
 800cb9a:	4240      	negs	r0, r0
 800cb9c:	f1b8 0f00 	cmp.w	r8, #0
 800cba0:	d099      	beq.n	800cad6 <_strtol_l.constprop.0+0x1a>
 800cba2:	2a00      	cmp	r2, #0
 800cba4:	d1f6      	bne.n	800cb94 <_strtol_l.constprop.0+0xd8>
 800cba6:	f8c8 1000 	str.w	r1, [r8]
 800cbaa:	e794      	b.n	800cad6 <_strtol_l.constprop.0+0x1a>
 800cbac:	080120b1 	.word	0x080120b1

0800cbb0 <_strtol_r>:
 800cbb0:	f7ff bf84 	b.w	800cabc <_strtol_l.constprop.0>

0800cbb4 <__ssputs_r>:
 800cbb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbb8:	461f      	mov	r7, r3
 800cbba:	688e      	ldr	r6, [r1, #8]
 800cbbc:	4682      	mov	sl, r0
 800cbbe:	42be      	cmp	r6, r7
 800cbc0:	460c      	mov	r4, r1
 800cbc2:	4690      	mov	r8, r2
 800cbc4:	680b      	ldr	r3, [r1, #0]
 800cbc6:	d82d      	bhi.n	800cc24 <__ssputs_r+0x70>
 800cbc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cbd0:	d026      	beq.n	800cc20 <__ssputs_r+0x6c>
 800cbd2:	6965      	ldr	r5, [r4, #20]
 800cbd4:	6909      	ldr	r1, [r1, #16]
 800cbd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cbda:	eba3 0901 	sub.w	r9, r3, r1
 800cbde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cbe2:	1c7b      	adds	r3, r7, #1
 800cbe4:	444b      	add	r3, r9
 800cbe6:	106d      	asrs	r5, r5, #1
 800cbe8:	429d      	cmp	r5, r3
 800cbea:	bf38      	it	cc
 800cbec:	461d      	movcc	r5, r3
 800cbee:	0553      	lsls	r3, r2, #21
 800cbf0:	d527      	bpl.n	800cc42 <__ssputs_r+0x8e>
 800cbf2:	4629      	mov	r1, r5
 800cbf4:	f7fe fc2e 	bl	800b454 <_malloc_r>
 800cbf8:	4606      	mov	r6, r0
 800cbfa:	b360      	cbz	r0, 800cc56 <__ssputs_r+0xa2>
 800cbfc:	464a      	mov	r2, r9
 800cbfe:	6921      	ldr	r1, [r4, #16]
 800cc00:	f7fd fd51 	bl	800a6a6 <memcpy>
 800cc04:	89a3      	ldrh	r3, [r4, #12]
 800cc06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cc0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc0e:	81a3      	strh	r3, [r4, #12]
 800cc10:	6126      	str	r6, [r4, #16]
 800cc12:	444e      	add	r6, r9
 800cc14:	6026      	str	r6, [r4, #0]
 800cc16:	463e      	mov	r6, r7
 800cc18:	6165      	str	r5, [r4, #20]
 800cc1a:	eba5 0509 	sub.w	r5, r5, r9
 800cc1e:	60a5      	str	r5, [r4, #8]
 800cc20:	42be      	cmp	r6, r7
 800cc22:	d900      	bls.n	800cc26 <__ssputs_r+0x72>
 800cc24:	463e      	mov	r6, r7
 800cc26:	4632      	mov	r2, r6
 800cc28:	4641      	mov	r1, r8
 800cc2a:	6820      	ldr	r0, [r4, #0]
 800cc2c:	f000 fb63 	bl	800d2f6 <memmove>
 800cc30:	2000      	movs	r0, #0
 800cc32:	68a3      	ldr	r3, [r4, #8]
 800cc34:	1b9b      	subs	r3, r3, r6
 800cc36:	60a3      	str	r3, [r4, #8]
 800cc38:	6823      	ldr	r3, [r4, #0]
 800cc3a:	4433      	add	r3, r6
 800cc3c:	6023      	str	r3, [r4, #0]
 800cc3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc42:	462a      	mov	r2, r5
 800cc44:	f000 ff39 	bl	800daba <_realloc_r>
 800cc48:	4606      	mov	r6, r0
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d1e0      	bne.n	800cc10 <__ssputs_r+0x5c>
 800cc4e:	4650      	mov	r0, sl
 800cc50:	6921      	ldr	r1, [r4, #16]
 800cc52:	f7fe fb8d 	bl	800b370 <_free_r>
 800cc56:	230c      	movs	r3, #12
 800cc58:	f8ca 3000 	str.w	r3, [sl]
 800cc5c:	89a3      	ldrh	r3, [r4, #12]
 800cc5e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc66:	81a3      	strh	r3, [r4, #12]
 800cc68:	e7e9      	b.n	800cc3e <__ssputs_r+0x8a>
	...

0800cc6c <_svfiprintf_r>:
 800cc6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc70:	4698      	mov	r8, r3
 800cc72:	898b      	ldrh	r3, [r1, #12]
 800cc74:	4607      	mov	r7, r0
 800cc76:	061b      	lsls	r3, r3, #24
 800cc78:	460d      	mov	r5, r1
 800cc7a:	4614      	mov	r4, r2
 800cc7c:	b09d      	sub	sp, #116	@ 0x74
 800cc7e:	d510      	bpl.n	800cca2 <_svfiprintf_r+0x36>
 800cc80:	690b      	ldr	r3, [r1, #16]
 800cc82:	b973      	cbnz	r3, 800cca2 <_svfiprintf_r+0x36>
 800cc84:	2140      	movs	r1, #64	@ 0x40
 800cc86:	f7fe fbe5 	bl	800b454 <_malloc_r>
 800cc8a:	6028      	str	r0, [r5, #0]
 800cc8c:	6128      	str	r0, [r5, #16]
 800cc8e:	b930      	cbnz	r0, 800cc9e <_svfiprintf_r+0x32>
 800cc90:	230c      	movs	r3, #12
 800cc92:	603b      	str	r3, [r7, #0]
 800cc94:	f04f 30ff 	mov.w	r0, #4294967295
 800cc98:	b01d      	add	sp, #116	@ 0x74
 800cc9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc9e:	2340      	movs	r3, #64	@ 0x40
 800cca0:	616b      	str	r3, [r5, #20]
 800cca2:	2300      	movs	r3, #0
 800cca4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cca6:	2320      	movs	r3, #32
 800cca8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccac:	2330      	movs	r3, #48	@ 0x30
 800ccae:	f04f 0901 	mov.w	r9, #1
 800ccb2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccb6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800ce50 <_svfiprintf_r+0x1e4>
 800ccba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ccbe:	4623      	mov	r3, r4
 800ccc0:	469a      	mov	sl, r3
 800ccc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccc6:	b10a      	cbz	r2, 800cccc <_svfiprintf_r+0x60>
 800ccc8:	2a25      	cmp	r2, #37	@ 0x25
 800ccca:	d1f9      	bne.n	800ccc0 <_svfiprintf_r+0x54>
 800cccc:	ebba 0b04 	subs.w	fp, sl, r4
 800ccd0:	d00b      	beq.n	800ccea <_svfiprintf_r+0x7e>
 800ccd2:	465b      	mov	r3, fp
 800ccd4:	4622      	mov	r2, r4
 800ccd6:	4629      	mov	r1, r5
 800ccd8:	4638      	mov	r0, r7
 800ccda:	f7ff ff6b 	bl	800cbb4 <__ssputs_r>
 800ccde:	3001      	adds	r0, #1
 800cce0:	f000 80a7 	beq.w	800ce32 <_svfiprintf_r+0x1c6>
 800cce4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cce6:	445a      	add	r2, fp
 800cce8:	9209      	str	r2, [sp, #36]	@ 0x24
 800ccea:	f89a 3000 	ldrb.w	r3, [sl]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	f000 809f 	beq.w	800ce32 <_svfiprintf_r+0x1c6>
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	f04f 32ff 	mov.w	r2, #4294967295
 800ccfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ccfe:	f10a 0a01 	add.w	sl, sl, #1
 800cd02:	9304      	str	r3, [sp, #16]
 800cd04:	9307      	str	r3, [sp, #28]
 800cd06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd0a:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd0c:	4654      	mov	r4, sl
 800cd0e:	2205      	movs	r2, #5
 800cd10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd14:	484e      	ldr	r0, [pc, #312]	@ (800ce50 <_svfiprintf_r+0x1e4>)
 800cd16:	f7fd fcb8 	bl	800a68a <memchr>
 800cd1a:	9a04      	ldr	r2, [sp, #16]
 800cd1c:	b9d8      	cbnz	r0, 800cd56 <_svfiprintf_r+0xea>
 800cd1e:	06d0      	lsls	r0, r2, #27
 800cd20:	bf44      	itt	mi
 800cd22:	2320      	movmi	r3, #32
 800cd24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd28:	0711      	lsls	r1, r2, #28
 800cd2a:	bf44      	itt	mi
 800cd2c:	232b      	movmi	r3, #43	@ 0x2b
 800cd2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd32:	f89a 3000 	ldrb.w	r3, [sl]
 800cd36:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd38:	d015      	beq.n	800cd66 <_svfiprintf_r+0xfa>
 800cd3a:	4654      	mov	r4, sl
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	f04f 0c0a 	mov.w	ip, #10
 800cd42:	9a07      	ldr	r2, [sp, #28]
 800cd44:	4621      	mov	r1, r4
 800cd46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd4a:	3b30      	subs	r3, #48	@ 0x30
 800cd4c:	2b09      	cmp	r3, #9
 800cd4e:	d94b      	bls.n	800cde8 <_svfiprintf_r+0x17c>
 800cd50:	b1b0      	cbz	r0, 800cd80 <_svfiprintf_r+0x114>
 800cd52:	9207      	str	r2, [sp, #28]
 800cd54:	e014      	b.n	800cd80 <_svfiprintf_r+0x114>
 800cd56:	eba0 0308 	sub.w	r3, r0, r8
 800cd5a:	fa09 f303 	lsl.w	r3, r9, r3
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	46a2      	mov	sl, r4
 800cd62:	9304      	str	r3, [sp, #16]
 800cd64:	e7d2      	b.n	800cd0c <_svfiprintf_r+0xa0>
 800cd66:	9b03      	ldr	r3, [sp, #12]
 800cd68:	1d19      	adds	r1, r3, #4
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	9103      	str	r1, [sp, #12]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	bfbb      	ittet	lt
 800cd72:	425b      	neglt	r3, r3
 800cd74:	f042 0202 	orrlt.w	r2, r2, #2
 800cd78:	9307      	strge	r3, [sp, #28]
 800cd7a:	9307      	strlt	r3, [sp, #28]
 800cd7c:	bfb8      	it	lt
 800cd7e:	9204      	strlt	r2, [sp, #16]
 800cd80:	7823      	ldrb	r3, [r4, #0]
 800cd82:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd84:	d10a      	bne.n	800cd9c <_svfiprintf_r+0x130>
 800cd86:	7863      	ldrb	r3, [r4, #1]
 800cd88:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd8a:	d132      	bne.n	800cdf2 <_svfiprintf_r+0x186>
 800cd8c:	9b03      	ldr	r3, [sp, #12]
 800cd8e:	3402      	adds	r4, #2
 800cd90:	1d1a      	adds	r2, r3, #4
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	9203      	str	r2, [sp, #12]
 800cd96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd9a:	9305      	str	r3, [sp, #20]
 800cd9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ce54 <_svfiprintf_r+0x1e8>
 800cda0:	2203      	movs	r2, #3
 800cda2:	4650      	mov	r0, sl
 800cda4:	7821      	ldrb	r1, [r4, #0]
 800cda6:	f7fd fc70 	bl	800a68a <memchr>
 800cdaa:	b138      	cbz	r0, 800cdbc <_svfiprintf_r+0x150>
 800cdac:	2240      	movs	r2, #64	@ 0x40
 800cdae:	9b04      	ldr	r3, [sp, #16]
 800cdb0:	eba0 000a 	sub.w	r0, r0, sl
 800cdb4:	4082      	lsls	r2, r0
 800cdb6:	4313      	orrs	r3, r2
 800cdb8:	3401      	adds	r4, #1
 800cdba:	9304      	str	r3, [sp, #16]
 800cdbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdc0:	2206      	movs	r2, #6
 800cdc2:	4825      	ldr	r0, [pc, #148]	@ (800ce58 <_svfiprintf_r+0x1ec>)
 800cdc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdc8:	f7fd fc5f 	bl	800a68a <memchr>
 800cdcc:	2800      	cmp	r0, #0
 800cdce:	d036      	beq.n	800ce3e <_svfiprintf_r+0x1d2>
 800cdd0:	4b22      	ldr	r3, [pc, #136]	@ (800ce5c <_svfiprintf_r+0x1f0>)
 800cdd2:	bb1b      	cbnz	r3, 800ce1c <_svfiprintf_r+0x1b0>
 800cdd4:	9b03      	ldr	r3, [sp, #12]
 800cdd6:	3307      	adds	r3, #7
 800cdd8:	f023 0307 	bic.w	r3, r3, #7
 800cddc:	3308      	adds	r3, #8
 800cdde:	9303      	str	r3, [sp, #12]
 800cde0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cde2:	4433      	add	r3, r6
 800cde4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cde6:	e76a      	b.n	800ccbe <_svfiprintf_r+0x52>
 800cde8:	460c      	mov	r4, r1
 800cdea:	2001      	movs	r0, #1
 800cdec:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdf0:	e7a8      	b.n	800cd44 <_svfiprintf_r+0xd8>
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	f04f 0c0a 	mov.w	ip, #10
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	3401      	adds	r4, #1
 800cdfc:	9305      	str	r3, [sp, #20]
 800cdfe:	4620      	mov	r0, r4
 800ce00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce04:	3a30      	subs	r2, #48	@ 0x30
 800ce06:	2a09      	cmp	r2, #9
 800ce08:	d903      	bls.n	800ce12 <_svfiprintf_r+0x1a6>
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d0c6      	beq.n	800cd9c <_svfiprintf_r+0x130>
 800ce0e:	9105      	str	r1, [sp, #20]
 800ce10:	e7c4      	b.n	800cd9c <_svfiprintf_r+0x130>
 800ce12:	4604      	mov	r4, r0
 800ce14:	2301      	movs	r3, #1
 800ce16:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce1a:	e7f0      	b.n	800cdfe <_svfiprintf_r+0x192>
 800ce1c:	ab03      	add	r3, sp, #12
 800ce1e:	9300      	str	r3, [sp, #0]
 800ce20:	462a      	mov	r2, r5
 800ce22:	4638      	mov	r0, r7
 800ce24:	4b0e      	ldr	r3, [pc, #56]	@ (800ce60 <_svfiprintf_r+0x1f4>)
 800ce26:	a904      	add	r1, sp, #16
 800ce28:	f7fc fb62 	bl	80094f0 <_printf_float>
 800ce2c:	1c42      	adds	r2, r0, #1
 800ce2e:	4606      	mov	r6, r0
 800ce30:	d1d6      	bne.n	800cde0 <_svfiprintf_r+0x174>
 800ce32:	89ab      	ldrh	r3, [r5, #12]
 800ce34:	065b      	lsls	r3, r3, #25
 800ce36:	f53f af2d 	bmi.w	800cc94 <_svfiprintf_r+0x28>
 800ce3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce3c:	e72c      	b.n	800cc98 <_svfiprintf_r+0x2c>
 800ce3e:	ab03      	add	r3, sp, #12
 800ce40:	9300      	str	r3, [sp, #0]
 800ce42:	462a      	mov	r2, r5
 800ce44:	4638      	mov	r0, r7
 800ce46:	4b06      	ldr	r3, [pc, #24]	@ (800ce60 <_svfiprintf_r+0x1f4>)
 800ce48:	a904      	add	r1, sp, #16
 800ce4a:	f7fc fdef 	bl	8009a2c <_printf_i>
 800ce4e:	e7ed      	b.n	800ce2c <_svfiprintf_r+0x1c0>
 800ce50:	080121b1 	.word	0x080121b1
 800ce54:	080121b7 	.word	0x080121b7
 800ce58:	080121bb 	.word	0x080121bb
 800ce5c:	080094f1 	.word	0x080094f1
 800ce60:	0800cbb5 	.word	0x0800cbb5

0800ce64 <__sfputc_r>:
 800ce64:	6893      	ldr	r3, [r2, #8]
 800ce66:	b410      	push	{r4}
 800ce68:	3b01      	subs	r3, #1
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	6093      	str	r3, [r2, #8]
 800ce6e:	da07      	bge.n	800ce80 <__sfputc_r+0x1c>
 800ce70:	6994      	ldr	r4, [r2, #24]
 800ce72:	42a3      	cmp	r3, r4
 800ce74:	db01      	blt.n	800ce7a <__sfputc_r+0x16>
 800ce76:	290a      	cmp	r1, #10
 800ce78:	d102      	bne.n	800ce80 <__sfputc_r+0x1c>
 800ce7a:	bc10      	pop	{r4}
 800ce7c:	f7fd ba9b 	b.w	800a3b6 <__swbuf_r>
 800ce80:	6813      	ldr	r3, [r2, #0]
 800ce82:	1c58      	adds	r0, r3, #1
 800ce84:	6010      	str	r0, [r2, #0]
 800ce86:	7019      	strb	r1, [r3, #0]
 800ce88:	4608      	mov	r0, r1
 800ce8a:	bc10      	pop	{r4}
 800ce8c:	4770      	bx	lr

0800ce8e <__sfputs_r>:
 800ce8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce90:	4606      	mov	r6, r0
 800ce92:	460f      	mov	r7, r1
 800ce94:	4614      	mov	r4, r2
 800ce96:	18d5      	adds	r5, r2, r3
 800ce98:	42ac      	cmp	r4, r5
 800ce9a:	d101      	bne.n	800cea0 <__sfputs_r+0x12>
 800ce9c:	2000      	movs	r0, #0
 800ce9e:	e007      	b.n	800ceb0 <__sfputs_r+0x22>
 800cea0:	463a      	mov	r2, r7
 800cea2:	4630      	mov	r0, r6
 800cea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cea8:	f7ff ffdc 	bl	800ce64 <__sfputc_r>
 800ceac:	1c43      	adds	r3, r0, #1
 800ceae:	d1f3      	bne.n	800ce98 <__sfputs_r+0xa>
 800ceb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ceb4 <_vfiprintf_r>:
 800ceb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb8:	460d      	mov	r5, r1
 800ceba:	4614      	mov	r4, r2
 800cebc:	4698      	mov	r8, r3
 800cebe:	4606      	mov	r6, r0
 800cec0:	b09d      	sub	sp, #116	@ 0x74
 800cec2:	b118      	cbz	r0, 800cecc <_vfiprintf_r+0x18>
 800cec4:	6a03      	ldr	r3, [r0, #32]
 800cec6:	b90b      	cbnz	r3, 800cecc <_vfiprintf_r+0x18>
 800cec8:	f7fd f96c 	bl	800a1a4 <__sinit>
 800cecc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cece:	07d9      	lsls	r1, r3, #31
 800ced0:	d405      	bmi.n	800cede <_vfiprintf_r+0x2a>
 800ced2:	89ab      	ldrh	r3, [r5, #12]
 800ced4:	059a      	lsls	r2, r3, #22
 800ced6:	d402      	bmi.n	800cede <_vfiprintf_r+0x2a>
 800ced8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ceda:	f7fd fbd4 	bl	800a686 <__retarget_lock_acquire_recursive>
 800cede:	89ab      	ldrh	r3, [r5, #12]
 800cee0:	071b      	lsls	r3, r3, #28
 800cee2:	d501      	bpl.n	800cee8 <_vfiprintf_r+0x34>
 800cee4:	692b      	ldr	r3, [r5, #16]
 800cee6:	b99b      	cbnz	r3, 800cf10 <_vfiprintf_r+0x5c>
 800cee8:	4629      	mov	r1, r5
 800ceea:	4630      	mov	r0, r6
 800ceec:	f7fd faa2 	bl	800a434 <__swsetup_r>
 800cef0:	b170      	cbz	r0, 800cf10 <_vfiprintf_r+0x5c>
 800cef2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cef4:	07dc      	lsls	r4, r3, #31
 800cef6:	d504      	bpl.n	800cf02 <_vfiprintf_r+0x4e>
 800cef8:	f04f 30ff 	mov.w	r0, #4294967295
 800cefc:	b01d      	add	sp, #116	@ 0x74
 800cefe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf02:	89ab      	ldrh	r3, [r5, #12]
 800cf04:	0598      	lsls	r0, r3, #22
 800cf06:	d4f7      	bmi.n	800cef8 <_vfiprintf_r+0x44>
 800cf08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf0a:	f7fd fbbd 	bl	800a688 <__retarget_lock_release_recursive>
 800cf0e:	e7f3      	b.n	800cef8 <_vfiprintf_r+0x44>
 800cf10:	2300      	movs	r3, #0
 800cf12:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf14:	2320      	movs	r3, #32
 800cf16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf1a:	2330      	movs	r3, #48	@ 0x30
 800cf1c:	f04f 0901 	mov.w	r9, #1
 800cf20:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf24:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d0d0 <_vfiprintf_r+0x21c>
 800cf28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf2c:	4623      	mov	r3, r4
 800cf2e:	469a      	mov	sl, r3
 800cf30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf34:	b10a      	cbz	r2, 800cf3a <_vfiprintf_r+0x86>
 800cf36:	2a25      	cmp	r2, #37	@ 0x25
 800cf38:	d1f9      	bne.n	800cf2e <_vfiprintf_r+0x7a>
 800cf3a:	ebba 0b04 	subs.w	fp, sl, r4
 800cf3e:	d00b      	beq.n	800cf58 <_vfiprintf_r+0xa4>
 800cf40:	465b      	mov	r3, fp
 800cf42:	4622      	mov	r2, r4
 800cf44:	4629      	mov	r1, r5
 800cf46:	4630      	mov	r0, r6
 800cf48:	f7ff ffa1 	bl	800ce8e <__sfputs_r>
 800cf4c:	3001      	adds	r0, #1
 800cf4e:	f000 80a7 	beq.w	800d0a0 <_vfiprintf_r+0x1ec>
 800cf52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf54:	445a      	add	r2, fp
 800cf56:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf58:	f89a 3000 	ldrb.w	r3, [sl]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	f000 809f 	beq.w	800d0a0 <_vfiprintf_r+0x1ec>
 800cf62:	2300      	movs	r3, #0
 800cf64:	f04f 32ff 	mov.w	r2, #4294967295
 800cf68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf6c:	f10a 0a01 	add.w	sl, sl, #1
 800cf70:	9304      	str	r3, [sp, #16]
 800cf72:	9307      	str	r3, [sp, #28]
 800cf74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cf78:	931a      	str	r3, [sp, #104]	@ 0x68
 800cf7a:	4654      	mov	r4, sl
 800cf7c:	2205      	movs	r2, #5
 800cf7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf82:	4853      	ldr	r0, [pc, #332]	@ (800d0d0 <_vfiprintf_r+0x21c>)
 800cf84:	f7fd fb81 	bl	800a68a <memchr>
 800cf88:	9a04      	ldr	r2, [sp, #16]
 800cf8a:	b9d8      	cbnz	r0, 800cfc4 <_vfiprintf_r+0x110>
 800cf8c:	06d1      	lsls	r1, r2, #27
 800cf8e:	bf44      	itt	mi
 800cf90:	2320      	movmi	r3, #32
 800cf92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf96:	0713      	lsls	r3, r2, #28
 800cf98:	bf44      	itt	mi
 800cf9a:	232b      	movmi	r3, #43	@ 0x2b
 800cf9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfa0:	f89a 3000 	ldrb.w	r3, [sl]
 800cfa4:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfa6:	d015      	beq.n	800cfd4 <_vfiprintf_r+0x120>
 800cfa8:	4654      	mov	r4, sl
 800cfaa:	2000      	movs	r0, #0
 800cfac:	f04f 0c0a 	mov.w	ip, #10
 800cfb0:	9a07      	ldr	r2, [sp, #28]
 800cfb2:	4621      	mov	r1, r4
 800cfb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfb8:	3b30      	subs	r3, #48	@ 0x30
 800cfba:	2b09      	cmp	r3, #9
 800cfbc:	d94b      	bls.n	800d056 <_vfiprintf_r+0x1a2>
 800cfbe:	b1b0      	cbz	r0, 800cfee <_vfiprintf_r+0x13a>
 800cfc0:	9207      	str	r2, [sp, #28]
 800cfc2:	e014      	b.n	800cfee <_vfiprintf_r+0x13a>
 800cfc4:	eba0 0308 	sub.w	r3, r0, r8
 800cfc8:	fa09 f303 	lsl.w	r3, r9, r3
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	46a2      	mov	sl, r4
 800cfd0:	9304      	str	r3, [sp, #16]
 800cfd2:	e7d2      	b.n	800cf7a <_vfiprintf_r+0xc6>
 800cfd4:	9b03      	ldr	r3, [sp, #12]
 800cfd6:	1d19      	adds	r1, r3, #4
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	9103      	str	r1, [sp, #12]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	bfbb      	ittet	lt
 800cfe0:	425b      	neglt	r3, r3
 800cfe2:	f042 0202 	orrlt.w	r2, r2, #2
 800cfe6:	9307      	strge	r3, [sp, #28]
 800cfe8:	9307      	strlt	r3, [sp, #28]
 800cfea:	bfb8      	it	lt
 800cfec:	9204      	strlt	r2, [sp, #16]
 800cfee:	7823      	ldrb	r3, [r4, #0]
 800cff0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cff2:	d10a      	bne.n	800d00a <_vfiprintf_r+0x156>
 800cff4:	7863      	ldrb	r3, [r4, #1]
 800cff6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cff8:	d132      	bne.n	800d060 <_vfiprintf_r+0x1ac>
 800cffa:	9b03      	ldr	r3, [sp, #12]
 800cffc:	3402      	adds	r4, #2
 800cffe:	1d1a      	adds	r2, r3, #4
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	9203      	str	r2, [sp, #12]
 800d004:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d008:	9305      	str	r3, [sp, #20]
 800d00a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d0d4 <_vfiprintf_r+0x220>
 800d00e:	2203      	movs	r2, #3
 800d010:	4650      	mov	r0, sl
 800d012:	7821      	ldrb	r1, [r4, #0]
 800d014:	f7fd fb39 	bl	800a68a <memchr>
 800d018:	b138      	cbz	r0, 800d02a <_vfiprintf_r+0x176>
 800d01a:	2240      	movs	r2, #64	@ 0x40
 800d01c:	9b04      	ldr	r3, [sp, #16]
 800d01e:	eba0 000a 	sub.w	r0, r0, sl
 800d022:	4082      	lsls	r2, r0
 800d024:	4313      	orrs	r3, r2
 800d026:	3401      	adds	r4, #1
 800d028:	9304      	str	r3, [sp, #16]
 800d02a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d02e:	2206      	movs	r2, #6
 800d030:	4829      	ldr	r0, [pc, #164]	@ (800d0d8 <_vfiprintf_r+0x224>)
 800d032:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d036:	f7fd fb28 	bl	800a68a <memchr>
 800d03a:	2800      	cmp	r0, #0
 800d03c:	d03f      	beq.n	800d0be <_vfiprintf_r+0x20a>
 800d03e:	4b27      	ldr	r3, [pc, #156]	@ (800d0dc <_vfiprintf_r+0x228>)
 800d040:	bb1b      	cbnz	r3, 800d08a <_vfiprintf_r+0x1d6>
 800d042:	9b03      	ldr	r3, [sp, #12]
 800d044:	3307      	adds	r3, #7
 800d046:	f023 0307 	bic.w	r3, r3, #7
 800d04a:	3308      	adds	r3, #8
 800d04c:	9303      	str	r3, [sp, #12]
 800d04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d050:	443b      	add	r3, r7
 800d052:	9309      	str	r3, [sp, #36]	@ 0x24
 800d054:	e76a      	b.n	800cf2c <_vfiprintf_r+0x78>
 800d056:	460c      	mov	r4, r1
 800d058:	2001      	movs	r0, #1
 800d05a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d05e:	e7a8      	b.n	800cfb2 <_vfiprintf_r+0xfe>
 800d060:	2300      	movs	r3, #0
 800d062:	f04f 0c0a 	mov.w	ip, #10
 800d066:	4619      	mov	r1, r3
 800d068:	3401      	adds	r4, #1
 800d06a:	9305      	str	r3, [sp, #20]
 800d06c:	4620      	mov	r0, r4
 800d06e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d072:	3a30      	subs	r2, #48	@ 0x30
 800d074:	2a09      	cmp	r2, #9
 800d076:	d903      	bls.n	800d080 <_vfiprintf_r+0x1cc>
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d0c6      	beq.n	800d00a <_vfiprintf_r+0x156>
 800d07c:	9105      	str	r1, [sp, #20]
 800d07e:	e7c4      	b.n	800d00a <_vfiprintf_r+0x156>
 800d080:	4604      	mov	r4, r0
 800d082:	2301      	movs	r3, #1
 800d084:	fb0c 2101 	mla	r1, ip, r1, r2
 800d088:	e7f0      	b.n	800d06c <_vfiprintf_r+0x1b8>
 800d08a:	ab03      	add	r3, sp, #12
 800d08c:	9300      	str	r3, [sp, #0]
 800d08e:	462a      	mov	r2, r5
 800d090:	4630      	mov	r0, r6
 800d092:	4b13      	ldr	r3, [pc, #76]	@ (800d0e0 <_vfiprintf_r+0x22c>)
 800d094:	a904      	add	r1, sp, #16
 800d096:	f7fc fa2b 	bl	80094f0 <_printf_float>
 800d09a:	4607      	mov	r7, r0
 800d09c:	1c78      	adds	r0, r7, #1
 800d09e:	d1d6      	bne.n	800d04e <_vfiprintf_r+0x19a>
 800d0a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0a2:	07d9      	lsls	r1, r3, #31
 800d0a4:	d405      	bmi.n	800d0b2 <_vfiprintf_r+0x1fe>
 800d0a6:	89ab      	ldrh	r3, [r5, #12]
 800d0a8:	059a      	lsls	r2, r3, #22
 800d0aa:	d402      	bmi.n	800d0b2 <_vfiprintf_r+0x1fe>
 800d0ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0ae:	f7fd faeb 	bl	800a688 <__retarget_lock_release_recursive>
 800d0b2:	89ab      	ldrh	r3, [r5, #12]
 800d0b4:	065b      	lsls	r3, r3, #25
 800d0b6:	f53f af1f 	bmi.w	800cef8 <_vfiprintf_r+0x44>
 800d0ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0bc:	e71e      	b.n	800cefc <_vfiprintf_r+0x48>
 800d0be:	ab03      	add	r3, sp, #12
 800d0c0:	9300      	str	r3, [sp, #0]
 800d0c2:	462a      	mov	r2, r5
 800d0c4:	4630      	mov	r0, r6
 800d0c6:	4b06      	ldr	r3, [pc, #24]	@ (800d0e0 <_vfiprintf_r+0x22c>)
 800d0c8:	a904      	add	r1, sp, #16
 800d0ca:	f7fc fcaf 	bl	8009a2c <_printf_i>
 800d0ce:	e7e4      	b.n	800d09a <_vfiprintf_r+0x1e6>
 800d0d0:	080121b1 	.word	0x080121b1
 800d0d4:	080121b7 	.word	0x080121b7
 800d0d8:	080121bb 	.word	0x080121bb
 800d0dc:	080094f1 	.word	0x080094f1
 800d0e0:	0800ce8f 	.word	0x0800ce8f

0800d0e4 <__sflush_r>:
 800d0e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ea:	0716      	lsls	r6, r2, #28
 800d0ec:	4605      	mov	r5, r0
 800d0ee:	460c      	mov	r4, r1
 800d0f0:	d454      	bmi.n	800d19c <__sflush_r+0xb8>
 800d0f2:	684b      	ldr	r3, [r1, #4]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	dc02      	bgt.n	800d0fe <__sflush_r+0x1a>
 800d0f8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	dd48      	ble.n	800d190 <__sflush_r+0xac>
 800d0fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d100:	2e00      	cmp	r6, #0
 800d102:	d045      	beq.n	800d190 <__sflush_r+0xac>
 800d104:	2300      	movs	r3, #0
 800d106:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d10a:	682f      	ldr	r7, [r5, #0]
 800d10c:	6a21      	ldr	r1, [r4, #32]
 800d10e:	602b      	str	r3, [r5, #0]
 800d110:	d030      	beq.n	800d174 <__sflush_r+0x90>
 800d112:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d114:	89a3      	ldrh	r3, [r4, #12]
 800d116:	0759      	lsls	r1, r3, #29
 800d118:	d505      	bpl.n	800d126 <__sflush_r+0x42>
 800d11a:	6863      	ldr	r3, [r4, #4]
 800d11c:	1ad2      	subs	r2, r2, r3
 800d11e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d120:	b10b      	cbz	r3, 800d126 <__sflush_r+0x42>
 800d122:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d124:	1ad2      	subs	r2, r2, r3
 800d126:	2300      	movs	r3, #0
 800d128:	4628      	mov	r0, r5
 800d12a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d12c:	6a21      	ldr	r1, [r4, #32]
 800d12e:	47b0      	blx	r6
 800d130:	1c43      	adds	r3, r0, #1
 800d132:	89a3      	ldrh	r3, [r4, #12]
 800d134:	d106      	bne.n	800d144 <__sflush_r+0x60>
 800d136:	6829      	ldr	r1, [r5, #0]
 800d138:	291d      	cmp	r1, #29
 800d13a:	d82b      	bhi.n	800d194 <__sflush_r+0xb0>
 800d13c:	4a28      	ldr	r2, [pc, #160]	@ (800d1e0 <__sflush_r+0xfc>)
 800d13e:	410a      	asrs	r2, r1
 800d140:	07d6      	lsls	r6, r2, #31
 800d142:	d427      	bmi.n	800d194 <__sflush_r+0xb0>
 800d144:	2200      	movs	r2, #0
 800d146:	6062      	str	r2, [r4, #4]
 800d148:	6922      	ldr	r2, [r4, #16]
 800d14a:	04d9      	lsls	r1, r3, #19
 800d14c:	6022      	str	r2, [r4, #0]
 800d14e:	d504      	bpl.n	800d15a <__sflush_r+0x76>
 800d150:	1c42      	adds	r2, r0, #1
 800d152:	d101      	bne.n	800d158 <__sflush_r+0x74>
 800d154:	682b      	ldr	r3, [r5, #0]
 800d156:	b903      	cbnz	r3, 800d15a <__sflush_r+0x76>
 800d158:	6560      	str	r0, [r4, #84]	@ 0x54
 800d15a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d15c:	602f      	str	r7, [r5, #0]
 800d15e:	b1b9      	cbz	r1, 800d190 <__sflush_r+0xac>
 800d160:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d164:	4299      	cmp	r1, r3
 800d166:	d002      	beq.n	800d16e <__sflush_r+0x8a>
 800d168:	4628      	mov	r0, r5
 800d16a:	f7fe f901 	bl	800b370 <_free_r>
 800d16e:	2300      	movs	r3, #0
 800d170:	6363      	str	r3, [r4, #52]	@ 0x34
 800d172:	e00d      	b.n	800d190 <__sflush_r+0xac>
 800d174:	2301      	movs	r3, #1
 800d176:	4628      	mov	r0, r5
 800d178:	47b0      	blx	r6
 800d17a:	4602      	mov	r2, r0
 800d17c:	1c50      	adds	r0, r2, #1
 800d17e:	d1c9      	bne.n	800d114 <__sflush_r+0x30>
 800d180:	682b      	ldr	r3, [r5, #0]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d0c6      	beq.n	800d114 <__sflush_r+0x30>
 800d186:	2b1d      	cmp	r3, #29
 800d188:	d001      	beq.n	800d18e <__sflush_r+0xaa>
 800d18a:	2b16      	cmp	r3, #22
 800d18c:	d11d      	bne.n	800d1ca <__sflush_r+0xe6>
 800d18e:	602f      	str	r7, [r5, #0]
 800d190:	2000      	movs	r0, #0
 800d192:	e021      	b.n	800d1d8 <__sflush_r+0xf4>
 800d194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d198:	b21b      	sxth	r3, r3
 800d19a:	e01a      	b.n	800d1d2 <__sflush_r+0xee>
 800d19c:	690f      	ldr	r7, [r1, #16]
 800d19e:	2f00      	cmp	r7, #0
 800d1a0:	d0f6      	beq.n	800d190 <__sflush_r+0xac>
 800d1a2:	0793      	lsls	r3, r2, #30
 800d1a4:	bf18      	it	ne
 800d1a6:	2300      	movne	r3, #0
 800d1a8:	680e      	ldr	r6, [r1, #0]
 800d1aa:	bf08      	it	eq
 800d1ac:	694b      	ldreq	r3, [r1, #20]
 800d1ae:	1bf6      	subs	r6, r6, r7
 800d1b0:	600f      	str	r7, [r1, #0]
 800d1b2:	608b      	str	r3, [r1, #8]
 800d1b4:	2e00      	cmp	r6, #0
 800d1b6:	ddeb      	ble.n	800d190 <__sflush_r+0xac>
 800d1b8:	4633      	mov	r3, r6
 800d1ba:	463a      	mov	r2, r7
 800d1bc:	4628      	mov	r0, r5
 800d1be:	6a21      	ldr	r1, [r4, #32]
 800d1c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d1c4:	47e0      	blx	ip
 800d1c6:	2800      	cmp	r0, #0
 800d1c8:	dc07      	bgt.n	800d1da <__sflush_r+0xf6>
 800d1ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d6:	81a3      	strh	r3, [r4, #12]
 800d1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1da:	4407      	add	r7, r0
 800d1dc:	1a36      	subs	r6, r6, r0
 800d1de:	e7e9      	b.n	800d1b4 <__sflush_r+0xd0>
 800d1e0:	dfbffffe 	.word	0xdfbffffe

0800d1e4 <_fflush_r>:
 800d1e4:	b538      	push	{r3, r4, r5, lr}
 800d1e6:	690b      	ldr	r3, [r1, #16]
 800d1e8:	4605      	mov	r5, r0
 800d1ea:	460c      	mov	r4, r1
 800d1ec:	b913      	cbnz	r3, 800d1f4 <_fflush_r+0x10>
 800d1ee:	2500      	movs	r5, #0
 800d1f0:	4628      	mov	r0, r5
 800d1f2:	bd38      	pop	{r3, r4, r5, pc}
 800d1f4:	b118      	cbz	r0, 800d1fe <_fflush_r+0x1a>
 800d1f6:	6a03      	ldr	r3, [r0, #32]
 800d1f8:	b90b      	cbnz	r3, 800d1fe <_fflush_r+0x1a>
 800d1fa:	f7fc ffd3 	bl	800a1a4 <__sinit>
 800d1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d0f3      	beq.n	800d1ee <_fflush_r+0xa>
 800d206:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d208:	07d0      	lsls	r0, r2, #31
 800d20a:	d404      	bmi.n	800d216 <_fflush_r+0x32>
 800d20c:	0599      	lsls	r1, r3, #22
 800d20e:	d402      	bmi.n	800d216 <_fflush_r+0x32>
 800d210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d212:	f7fd fa38 	bl	800a686 <__retarget_lock_acquire_recursive>
 800d216:	4628      	mov	r0, r5
 800d218:	4621      	mov	r1, r4
 800d21a:	f7ff ff63 	bl	800d0e4 <__sflush_r>
 800d21e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d220:	4605      	mov	r5, r0
 800d222:	07da      	lsls	r2, r3, #31
 800d224:	d4e4      	bmi.n	800d1f0 <_fflush_r+0xc>
 800d226:	89a3      	ldrh	r3, [r4, #12]
 800d228:	059b      	lsls	r3, r3, #22
 800d22a:	d4e1      	bmi.n	800d1f0 <_fflush_r+0xc>
 800d22c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d22e:	f7fd fa2b 	bl	800a688 <__retarget_lock_release_recursive>
 800d232:	e7dd      	b.n	800d1f0 <_fflush_r+0xc>

0800d234 <__swhatbuf_r>:
 800d234:	b570      	push	{r4, r5, r6, lr}
 800d236:	460c      	mov	r4, r1
 800d238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d23c:	4615      	mov	r5, r2
 800d23e:	2900      	cmp	r1, #0
 800d240:	461e      	mov	r6, r3
 800d242:	b096      	sub	sp, #88	@ 0x58
 800d244:	da0c      	bge.n	800d260 <__swhatbuf_r+0x2c>
 800d246:	89a3      	ldrh	r3, [r4, #12]
 800d248:	2100      	movs	r1, #0
 800d24a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d24e:	bf14      	ite	ne
 800d250:	2340      	movne	r3, #64	@ 0x40
 800d252:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d256:	2000      	movs	r0, #0
 800d258:	6031      	str	r1, [r6, #0]
 800d25a:	602b      	str	r3, [r5, #0]
 800d25c:	b016      	add	sp, #88	@ 0x58
 800d25e:	bd70      	pop	{r4, r5, r6, pc}
 800d260:	466a      	mov	r2, sp
 800d262:	f000 f875 	bl	800d350 <_fstat_r>
 800d266:	2800      	cmp	r0, #0
 800d268:	dbed      	blt.n	800d246 <__swhatbuf_r+0x12>
 800d26a:	9901      	ldr	r1, [sp, #4]
 800d26c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d270:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d274:	4259      	negs	r1, r3
 800d276:	4159      	adcs	r1, r3
 800d278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d27c:	e7eb      	b.n	800d256 <__swhatbuf_r+0x22>

0800d27e <__smakebuf_r>:
 800d27e:	898b      	ldrh	r3, [r1, #12]
 800d280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d282:	079d      	lsls	r5, r3, #30
 800d284:	4606      	mov	r6, r0
 800d286:	460c      	mov	r4, r1
 800d288:	d507      	bpl.n	800d29a <__smakebuf_r+0x1c>
 800d28a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d28e:	6023      	str	r3, [r4, #0]
 800d290:	6123      	str	r3, [r4, #16]
 800d292:	2301      	movs	r3, #1
 800d294:	6163      	str	r3, [r4, #20]
 800d296:	b003      	add	sp, #12
 800d298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d29a:	466a      	mov	r2, sp
 800d29c:	ab01      	add	r3, sp, #4
 800d29e:	f7ff ffc9 	bl	800d234 <__swhatbuf_r>
 800d2a2:	9f00      	ldr	r7, [sp, #0]
 800d2a4:	4605      	mov	r5, r0
 800d2a6:	4639      	mov	r1, r7
 800d2a8:	4630      	mov	r0, r6
 800d2aa:	f7fe f8d3 	bl	800b454 <_malloc_r>
 800d2ae:	b948      	cbnz	r0, 800d2c4 <__smakebuf_r+0x46>
 800d2b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2b4:	059a      	lsls	r2, r3, #22
 800d2b6:	d4ee      	bmi.n	800d296 <__smakebuf_r+0x18>
 800d2b8:	f023 0303 	bic.w	r3, r3, #3
 800d2bc:	f043 0302 	orr.w	r3, r3, #2
 800d2c0:	81a3      	strh	r3, [r4, #12]
 800d2c2:	e7e2      	b.n	800d28a <__smakebuf_r+0xc>
 800d2c4:	89a3      	ldrh	r3, [r4, #12]
 800d2c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d2ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2ce:	81a3      	strh	r3, [r4, #12]
 800d2d0:	9b01      	ldr	r3, [sp, #4]
 800d2d2:	6020      	str	r0, [r4, #0]
 800d2d4:	b15b      	cbz	r3, 800d2ee <__smakebuf_r+0x70>
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2dc:	f000 f84a 	bl	800d374 <_isatty_r>
 800d2e0:	b128      	cbz	r0, 800d2ee <__smakebuf_r+0x70>
 800d2e2:	89a3      	ldrh	r3, [r4, #12]
 800d2e4:	f023 0303 	bic.w	r3, r3, #3
 800d2e8:	f043 0301 	orr.w	r3, r3, #1
 800d2ec:	81a3      	strh	r3, [r4, #12]
 800d2ee:	89a3      	ldrh	r3, [r4, #12]
 800d2f0:	431d      	orrs	r5, r3
 800d2f2:	81a5      	strh	r5, [r4, #12]
 800d2f4:	e7cf      	b.n	800d296 <__smakebuf_r+0x18>

0800d2f6 <memmove>:
 800d2f6:	4288      	cmp	r0, r1
 800d2f8:	b510      	push	{r4, lr}
 800d2fa:	eb01 0402 	add.w	r4, r1, r2
 800d2fe:	d902      	bls.n	800d306 <memmove+0x10>
 800d300:	4284      	cmp	r4, r0
 800d302:	4623      	mov	r3, r4
 800d304:	d807      	bhi.n	800d316 <memmove+0x20>
 800d306:	1e43      	subs	r3, r0, #1
 800d308:	42a1      	cmp	r1, r4
 800d30a:	d008      	beq.n	800d31e <memmove+0x28>
 800d30c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d310:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d314:	e7f8      	b.n	800d308 <memmove+0x12>
 800d316:	4601      	mov	r1, r0
 800d318:	4402      	add	r2, r0
 800d31a:	428a      	cmp	r2, r1
 800d31c:	d100      	bne.n	800d320 <memmove+0x2a>
 800d31e:	bd10      	pop	{r4, pc}
 800d320:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d324:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d328:	e7f7      	b.n	800d31a <memmove+0x24>

0800d32a <strncmp>:
 800d32a:	b510      	push	{r4, lr}
 800d32c:	b16a      	cbz	r2, 800d34a <strncmp+0x20>
 800d32e:	3901      	subs	r1, #1
 800d330:	1884      	adds	r4, r0, r2
 800d332:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d336:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d33a:	429a      	cmp	r2, r3
 800d33c:	d103      	bne.n	800d346 <strncmp+0x1c>
 800d33e:	42a0      	cmp	r0, r4
 800d340:	d001      	beq.n	800d346 <strncmp+0x1c>
 800d342:	2a00      	cmp	r2, #0
 800d344:	d1f5      	bne.n	800d332 <strncmp+0x8>
 800d346:	1ad0      	subs	r0, r2, r3
 800d348:	bd10      	pop	{r4, pc}
 800d34a:	4610      	mov	r0, r2
 800d34c:	e7fc      	b.n	800d348 <strncmp+0x1e>
	...

0800d350 <_fstat_r>:
 800d350:	b538      	push	{r3, r4, r5, lr}
 800d352:	2300      	movs	r3, #0
 800d354:	4d06      	ldr	r5, [pc, #24]	@ (800d370 <_fstat_r+0x20>)
 800d356:	4604      	mov	r4, r0
 800d358:	4608      	mov	r0, r1
 800d35a:	4611      	mov	r1, r2
 800d35c:	602b      	str	r3, [r5, #0]
 800d35e:	f7f3 ff41 	bl	80011e4 <_fstat>
 800d362:	1c43      	adds	r3, r0, #1
 800d364:	d102      	bne.n	800d36c <_fstat_r+0x1c>
 800d366:	682b      	ldr	r3, [r5, #0]
 800d368:	b103      	cbz	r3, 800d36c <_fstat_r+0x1c>
 800d36a:	6023      	str	r3, [r4, #0]
 800d36c:	bd38      	pop	{r3, r4, r5, pc}
 800d36e:	bf00      	nop
 800d370:	20001ec4 	.word	0x20001ec4

0800d374 <_isatty_r>:
 800d374:	b538      	push	{r3, r4, r5, lr}
 800d376:	2300      	movs	r3, #0
 800d378:	4d05      	ldr	r5, [pc, #20]	@ (800d390 <_isatty_r+0x1c>)
 800d37a:	4604      	mov	r4, r0
 800d37c:	4608      	mov	r0, r1
 800d37e:	602b      	str	r3, [r5, #0]
 800d380:	f7f3 ff3f 	bl	8001202 <_isatty>
 800d384:	1c43      	adds	r3, r0, #1
 800d386:	d102      	bne.n	800d38e <_isatty_r+0x1a>
 800d388:	682b      	ldr	r3, [r5, #0]
 800d38a:	b103      	cbz	r3, 800d38e <_isatty_r+0x1a>
 800d38c:	6023      	str	r3, [r4, #0]
 800d38e:	bd38      	pop	{r3, r4, r5, pc}
 800d390:	20001ec4 	.word	0x20001ec4

0800d394 <_sbrk_r>:
 800d394:	b538      	push	{r3, r4, r5, lr}
 800d396:	2300      	movs	r3, #0
 800d398:	4d05      	ldr	r5, [pc, #20]	@ (800d3b0 <_sbrk_r+0x1c>)
 800d39a:	4604      	mov	r4, r0
 800d39c:	4608      	mov	r0, r1
 800d39e:	602b      	str	r3, [r5, #0]
 800d3a0:	f7f3 ff46 	bl	8001230 <_sbrk>
 800d3a4:	1c43      	adds	r3, r0, #1
 800d3a6:	d102      	bne.n	800d3ae <_sbrk_r+0x1a>
 800d3a8:	682b      	ldr	r3, [r5, #0]
 800d3aa:	b103      	cbz	r3, 800d3ae <_sbrk_r+0x1a>
 800d3ac:	6023      	str	r3, [r4, #0]
 800d3ae:	bd38      	pop	{r3, r4, r5, pc}
 800d3b0:	20001ec4 	.word	0x20001ec4

0800d3b4 <nan>:
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	4901      	ldr	r1, [pc, #4]	@ (800d3bc <nan+0x8>)
 800d3b8:	4770      	bx	lr
 800d3ba:	bf00      	nop
 800d3bc:	7ff80000 	.word	0x7ff80000

0800d3c0 <__assert_func>:
 800d3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3c2:	4614      	mov	r4, r2
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	4b09      	ldr	r3, [pc, #36]	@ (800d3ec <__assert_func+0x2c>)
 800d3c8:	4605      	mov	r5, r0
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	68d8      	ldr	r0, [r3, #12]
 800d3ce:	b954      	cbnz	r4, 800d3e6 <__assert_func+0x26>
 800d3d0:	4b07      	ldr	r3, [pc, #28]	@ (800d3f0 <__assert_func+0x30>)
 800d3d2:	461c      	mov	r4, r3
 800d3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d3d8:	9100      	str	r1, [sp, #0]
 800d3da:	462b      	mov	r3, r5
 800d3dc:	4905      	ldr	r1, [pc, #20]	@ (800d3f4 <__assert_func+0x34>)
 800d3de:	f000 fba7 	bl	800db30 <fiprintf>
 800d3e2:	f000 fbb7 	bl	800db54 <abort>
 800d3e6:	4b04      	ldr	r3, [pc, #16]	@ (800d3f8 <__assert_func+0x38>)
 800d3e8:	e7f4      	b.n	800d3d4 <__assert_func+0x14>
 800d3ea:	bf00      	nop
 800d3ec:	20000024 	.word	0x20000024
 800d3f0:	08012205 	.word	0x08012205
 800d3f4:	080121d7 	.word	0x080121d7
 800d3f8:	080121ca 	.word	0x080121ca

0800d3fc <_calloc_r>:
 800d3fc:	b570      	push	{r4, r5, r6, lr}
 800d3fe:	fba1 5402 	umull	r5, r4, r1, r2
 800d402:	b93c      	cbnz	r4, 800d414 <_calloc_r+0x18>
 800d404:	4629      	mov	r1, r5
 800d406:	f7fe f825 	bl	800b454 <_malloc_r>
 800d40a:	4606      	mov	r6, r0
 800d40c:	b928      	cbnz	r0, 800d41a <_calloc_r+0x1e>
 800d40e:	2600      	movs	r6, #0
 800d410:	4630      	mov	r0, r6
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	220c      	movs	r2, #12
 800d416:	6002      	str	r2, [r0, #0]
 800d418:	e7f9      	b.n	800d40e <_calloc_r+0x12>
 800d41a:	462a      	mov	r2, r5
 800d41c:	4621      	mov	r1, r4
 800d41e:	f7fd f85f 	bl	800a4e0 <memset>
 800d422:	e7f5      	b.n	800d410 <_calloc_r+0x14>

0800d424 <rshift>:
 800d424:	6903      	ldr	r3, [r0, #16]
 800d426:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d42a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d42e:	f100 0414 	add.w	r4, r0, #20
 800d432:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d436:	dd46      	ble.n	800d4c6 <rshift+0xa2>
 800d438:	f011 011f 	ands.w	r1, r1, #31
 800d43c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d440:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d444:	d10c      	bne.n	800d460 <rshift+0x3c>
 800d446:	4629      	mov	r1, r5
 800d448:	f100 0710 	add.w	r7, r0, #16
 800d44c:	42b1      	cmp	r1, r6
 800d44e:	d335      	bcc.n	800d4bc <rshift+0x98>
 800d450:	1a9b      	subs	r3, r3, r2
 800d452:	009b      	lsls	r3, r3, #2
 800d454:	1eea      	subs	r2, r5, #3
 800d456:	4296      	cmp	r6, r2
 800d458:	bf38      	it	cc
 800d45a:	2300      	movcc	r3, #0
 800d45c:	4423      	add	r3, r4
 800d45e:	e015      	b.n	800d48c <rshift+0x68>
 800d460:	46a1      	mov	r9, r4
 800d462:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d466:	f1c1 0820 	rsb	r8, r1, #32
 800d46a:	40cf      	lsrs	r7, r1
 800d46c:	f105 0e04 	add.w	lr, r5, #4
 800d470:	4576      	cmp	r6, lr
 800d472:	46f4      	mov	ip, lr
 800d474:	d816      	bhi.n	800d4a4 <rshift+0x80>
 800d476:	1a9a      	subs	r2, r3, r2
 800d478:	0092      	lsls	r2, r2, #2
 800d47a:	3a04      	subs	r2, #4
 800d47c:	3501      	adds	r5, #1
 800d47e:	42ae      	cmp	r6, r5
 800d480:	bf38      	it	cc
 800d482:	2200      	movcc	r2, #0
 800d484:	18a3      	adds	r3, r4, r2
 800d486:	50a7      	str	r7, [r4, r2]
 800d488:	b107      	cbz	r7, 800d48c <rshift+0x68>
 800d48a:	3304      	adds	r3, #4
 800d48c:	42a3      	cmp	r3, r4
 800d48e:	eba3 0204 	sub.w	r2, r3, r4
 800d492:	bf08      	it	eq
 800d494:	2300      	moveq	r3, #0
 800d496:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d49a:	6102      	str	r2, [r0, #16]
 800d49c:	bf08      	it	eq
 800d49e:	6143      	streq	r3, [r0, #20]
 800d4a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4a4:	f8dc c000 	ldr.w	ip, [ip]
 800d4a8:	fa0c fc08 	lsl.w	ip, ip, r8
 800d4ac:	ea4c 0707 	orr.w	r7, ip, r7
 800d4b0:	f849 7b04 	str.w	r7, [r9], #4
 800d4b4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d4b8:	40cf      	lsrs	r7, r1
 800d4ba:	e7d9      	b.n	800d470 <rshift+0x4c>
 800d4bc:	f851 cb04 	ldr.w	ip, [r1], #4
 800d4c0:	f847 cf04 	str.w	ip, [r7, #4]!
 800d4c4:	e7c2      	b.n	800d44c <rshift+0x28>
 800d4c6:	4623      	mov	r3, r4
 800d4c8:	e7e0      	b.n	800d48c <rshift+0x68>

0800d4ca <__hexdig_fun>:
 800d4ca:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d4ce:	2b09      	cmp	r3, #9
 800d4d0:	d802      	bhi.n	800d4d8 <__hexdig_fun+0xe>
 800d4d2:	3820      	subs	r0, #32
 800d4d4:	b2c0      	uxtb	r0, r0
 800d4d6:	4770      	bx	lr
 800d4d8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d4dc:	2b05      	cmp	r3, #5
 800d4de:	d801      	bhi.n	800d4e4 <__hexdig_fun+0x1a>
 800d4e0:	3847      	subs	r0, #71	@ 0x47
 800d4e2:	e7f7      	b.n	800d4d4 <__hexdig_fun+0xa>
 800d4e4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d4e8:	2b05      	cmp	r3, #5
 800d4ea:	d801      	bhi.n	800d4f0 <__hexdig_fun+0x26>
 800d4ec:	3827      	subs	r0, #39	@ 0x27
 800d4ee:	e7f1      	b.n	800d4d4 <__hexdig_fun+0xa>
 800d4f0:	2000      	movs	r0, #0
 800d4f2:	4770      	bx	lr

0800d4f4 <__gethex>:
 800d4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f8:	468a      	mov	sl, r1
 800d4fa:	4690      	mov	r8, r2
 800d4fc:	b085      	sub	sp, #20
 800d4fe:	9302      	str	r3, [sp, #8]
 800d500:	680b      	ldr	r3, [r1, #0]
 800d502:	9001      	str	r0, [sp, #4]
 800d504:	1c9c      	adds	r4, r3, #2
 800d506:	46a1      	mov	r9, r4
 800d508:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d50c:	2830      	cmp	r0, #48	@ 0x30
 800d50e:	d0fa      	beq.n	800d506 <__gethex+0x12>
 800d510:	eba9 0303 	sub.w	r3, r9, r3
 800d514:	f1a3 0b02 	sub.w	fp, r3, #2
 800d518:	f7ff ffd7 	bl	800d4ca <__hexdig_fun>
 800d51c:	4605      	mov	r5, r0
 800d51e:	2800      	cmp	r0, #0
 800d520:	d168      	bne.n	800d5f4 <__gethex+0x100>
 800d522:	2201      	movs	r2, #1
 800d524:	4648      	mov	r0, r9
 800d526:	499f      	ldr	r1, [pc, #636]	@ (800d7a4 <__gethex+0x2b0>)
 800d528:	f7ff feff 	bl	800d32a <strncmp>
 800d52c:	4607      	mov	r7, r0
 800d52e:	2800      	cmp	r0, #0
 800d530:	d167      	bne.n	800d602 <__gethex+0x10e>
 800d532:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d536:	4626      	mov	r6, r4
 800d538:	f7ff ffc7 	bl	800d4ca <__hexdig_fun>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d062      	beq.n	800d606 <__gethex+0x112>
 800d540:	4623      	mov	r3, r4
 800d542:	7818      	ldrb	r0, [r3, #0]
 800d544:	4699      	mov	r9, r3
 800d546:	2830      	cmp	r0, #48	@ 0x30
 800d548:	f103 0301 	add.w	r3, r3, #1
 800d54c:	d0f9      	beq.n	800d542 <__gethex+0x4e>
 800d54e:	f7ff ffbc 	bl	800d4ca <__hexdig_fun>
 800d552:	fab0 f580 	clz	r5, r0
 800d556:	f04f 0b01 	mov.w	fp, #1
 800d55a:	096d      	lsrs	r5, r5, #5
 800d55c:	464a      	mov	r2, r9
 800d55e:	4616      	mov	r6, r2
 800d560:	7830      	ldrb	r0, [r6, #0]
 800d562:	3201      	adds	r2, #1
 800d564:	f7ff ffb1 	bl	800d4ca <__hexdig_fun>
 800d568:	2800      	cmp	r0, #0
 800d56a:	d1f8      	bne.n	800d55e <__gethex+0x6a>
 800d56c:	2201      	movs	r2, #1
 800d56e:	4630      	mov	r0, r6
 800d570:	498c      	ldr	r1, [pc, #560]	@ (800d7a4 <__gethex+0x2b0>)
 800d572:	f7ff feda 	bl	800d32a <strncmp>
 800d576:	2800      	cmp	r0, #0
 800d578:	d13f      	bne.n	800d5fa <__gethex+0x106>
 800d57a:	b944      	cbnz	r4, 800d58e <__gethex+0x9a>
 800d57c:	1c74      	adds	r4, r6, #1
 800d57e:	4622      	mov	r2, r4
 800d580:	4616      	mov	r6, r2
 800d582:	7830      	ldrb	r0, [r6, #0]
 800d584:	3201      	adds	r2, #1
 800d586:	f7ff ffa0 	bl	800d4ca <__hexdig_fun>
 800d58a:	2800      	cmp	r0, #0
 800d58c:	d1f8      	bne.n	800d580 <__gethex+0x8c>
 800d58e:	1ba4      	subs	r4, r4, r6
 800d590:	00a7      	lsls	r7, r4, #2
 800d592:	7833      	ldrb	r3, [r6, #0]
 800d594:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d598:	2b50      	cmp	r3, #80	@ 0x50
 800d59a:	d13e      	bne.n	800d61a <__gethex+0x126>
 800d59c:	7873      	ldrb	r3, [r6, #1]
 800d59e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d5a0:	d033      	beq.n	800d60a <__gethex+0x116>
 800d5a2:	2b2d      	cmp	r3, #45	@ 0x2d
 800d5a4:	d034      	beq.n	800d610 <__gethex+0x11c>
 800d5a6:	2400      	movs	r4, #0
 800d5a8:	1c71      	adds	r1, r6, #1
 800d5aa:	7808      	ldrb	r0, [r1, #0]
 800d5ac:	f7ff ff8d 	bl	800d4ca <__hexdig_fun>
 800d5b0:	1e43      	subs	r3, r0, #1
 800d5b2:	b2db      	uxtb	r3, r3
 800d5b4:	2b18      	cmp	r3, #24
 800d5b6:	d830      	bhi.n	800d61a <__gethex+0x126>
 800d5b8:	f1a0 0210 	sub.w	r2, r0, #16
 800d5bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d5c0:	f7ff ff83 	bl	800d4ca <__hexdig_fun>
 800d5c4:	f100 3cff 	add.w	ip, r0, #4294967295
 800d5c8:	fa5f fc8c 	uxtb.w	ip, ip
 800d5cc:	f1bc 0f18 	cmp.w	ip, #24
 800d5d0:	f04f 030a 	mov.w	r3, #10
 800d5d4:	d91e      	bls.n	800d614 <__gethex+0x120>
 800d5d6:	b104      	cbz	r4, 800d5da <__gethex+0xe6>
 800d5d8:	4252      	negs	r2, r2
 800d5da:	4417      	add	r7, r2
 800d5dc:	f8ca 1000 	str.w	r1, [sl]
 800d5e0:	b1ed      	cbz	r5, 800d61e <__gethex+0x12a>
 800d5e2:	f1bb 0f00 	cmp.w	fp, #0
 800d5e6:	bf0c      	ite	eq
 800d5e8:	2506      	moveq	r5, #6
 800d5ea:	2500      	movne	r5, #0
 800d5ec:	4628      	mov	r0, r5
 800d5ee:	b005      	add	sp, #20
 800d5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5f4:	2500      	movs	r5, #0
 800d5f6:	462c      	mov	r4, r5
 800d5f8:	e7b0      	b.n	800d55c <__gethex+0x68>
 800d5fa:	2c00      	cmp	r4, #0
 800d5fc:	d1c7      	bne.n	800d58e <__gethex+0x9a>
 800d5fe:	4627      	mov	r7, r4
 800d600:	e7c7      	b.n	800d592 <__gethex+0x9e>
 800d602:	464e      	mov	r6, r9
 800d604:	462f      	mov	r7, r5
 800d606:	2501      	movs	r5, #1
 800d608:	e7c3      	b.n	800d592 <__gethex+0x9e>
 800d60a:	2400      	movs	r4, #0
 800d60c:	1cb1      	adds	r1, r6, #2
 800d60e:	e7cc      	b.n	800d5aa <__gethex+0xb6>
 800d610:	2401      	movs	r4, #1
 800d612:	e7fb      	b.n	800d60c <__gethex+0x118>
 800d614:	fb03 0002 	mla	r0, r3, r2, r0
 800d618:	e7ce      	b.n	800d5b8 <__gethex+0xc4>
 800d61a:	4631      	mov	r1, r6
 800d61c:	e7de      	b.n	800d5dc <__gethex+0xe8>
 800d61e:	4629      	mov	r1, r5
 800d620:	eba6 0309 	sub.w	r3, r6, r9
 800d624:	3b01      	subs	r3, #1
 800d626:	2b07      	cmp	r3, #7
 800d628:	dc0a      	bgt.n	800d640 <__gethex+0x14c>
 800d62a:	9801      	ldr	r0, [sp, #4]
 800d62c:	f7fd ff9e 	bl	800b56c <_Balloc>
 800d630:	4604      	mov	r4, r0
 800d632:	b940      	cbnz	r0, 800d646 <__gethex+0x152>
 800d634:	4602      	mov	r2, r0
 800d636:	21e4      	movs	r1, #228	@ 0xe4
 800d638:	4b5b      	ldr	r3, [pc, #364]	@ (800d7a8 <__gethex+0x2b4>)
 800d63a:	485c      	ldr	r0, [pc, #368]	@ (800d7ac <__gethex+0x2b8>)
 800d63c:	f7ff fec0 	bl	800d3c0 <__assert_func>
 800d640:	3101      	adds	r1, #1
 800d642:	105b      	asrs	r3, r3, #1
 800d644:	e7ef      	b.n	800d626 <__gethex+0x132>
 800d646:	2300      	movs	r3, #0
 800d648:	f100 0a14 	add.w	sl, r0, #20
 800d64c:	4655      	mov	r5, sl
 800d64e:	469b      	mov	fp, r3
 800d650:	45b1      	cmp	r9, r6
 800d652:	d337      	bcc.n	800d6c4 <__gethex+0x1d0>
 800d654:	f845 bb04 	str.w	fp, [r5], #4
 800d658:	eba5 050a 	sub.w	r5, r5, sl
 800d65c:	10ad      	asrs	r5, r5, #2
 800d65e:	6125      	str	r5, [r4, #16]
 800d660:	4658      	mov	r0, fp
 800d662:	f7fe f875 	bl	800b750 <__hi0bits>
 800d666:	016d      	lsls	r5, r5, #5
 800d668:	f8d8 6000 	ldr.w	r6, [r8]
 800d66c:	1a2d      	subs	r5, r5, r0
 800d66e:	42b5      	cmp	r5, r6
 800d670:	dd54      	ble.n	800d71c <__gethex+0x228>
 800d672:	1bad      	subs	r5, r5, r6
 800d674:	4629      	mov	r1, r5
 800d676:	4620      	mov	r0, r4
 800d678:	f7fe fbfd 	bl	800be76 <__any_on>
 800d67c:	4681      	mov	r9, r0
 800d67e:	b178      	cbz	r0, 800d6a0 <__gethex+0x1ac>
 800d680:	f04f 0901 	mov.w	r9, #1
 800d684:	1e6b      	subs	r3, r5, #1
 800d686:	1159      	asrs	r1, r3, #5
 800d688:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d68c:	f003 021f 	and.w	r2, r3, #31
 800d690:	fa09 f202 	lsl.w	r2, r9, r2
 800d694:	420a      	tst	r2, r1
 800d696:	d003      	beq.n	800d6a0 <__gethex+0x1ac>
 800d698:	454b      	cmp	r3, r9
 800d69a:	dc36      	bgt.n	800d70a <__gethex+0x216>
 800d69c:	f04f 0902 	mov.w	r9, #2
 800d6a0:	4629      	mov	r1, r5
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f7ff febe 	bl	800d424 <rshift>
 800d6a8:	442f      	add	r7, r5
 800d6aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d6ae:	42bb      	cmp	r3, r7
 800d6b0:	da42      	bge.n	800d738 <__gethex+0x244>
 800d6b2:	4621      	mov	r1, r4
 800d6b4:	9801      	ldr	r0, [sp, #4]
 800d6b6:	f7fd ff99 	bl	800b5ec <_Bfree>
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d6be:	25a3      	movs	r5, #163	@ 0xa3
 800d6c0:	6013      	str	r3, [r2, #0]
 800d6c2:	e793      	b.n	800d5ec <__gethex+0xf8>
 800d6c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d6c8:	2a2e      	cmp	r2, #46	@ 0x2e
 800d6ca:	d012      	beq.n	800d6f2 <__gethex+0x1fe>
 800d6cc:	2b20      	cmp	r3, #32
 800d6ce:	d104      	bne.n	800d6da <__gethex+0x1e6>
 800d6d0:	f845 bb04 	str.w	fp, [r5], #4
 800d6d4:	f04f 0b00 	mov.w	fp, #0
 800d6d8:	465b      	mov	r3, fp
 800d6da:	7830      	ldrb	r0, [r6, #0]
 800d6dc:	9303      	str	r3, [sp, #12]
 800d6de:	f7ff fef4 	bl	800d4ca <__hexdig_fun>
 800d6e2:	9b03      	ldr	r3, [sp, #12]
 800d6e4:	f000 000f 	and.w	r0, r0, #15
 800d6e8:	4098      	lsls	r0, r3
 800d6ea:	ea4b 0b00 	orr.w	fp, fp, r0
 800d6ee:	3304      	adds	r3, #4
 800d6f0:	e7ae      	b.n	800d650 <__gethex+0x15c>
 800d6f2:	45b1      	cmp	r9, r6
 800d6f4:	d8ea      	bhi.n	800d6cc <__gethex+0x1d8>
 800d6f6:	2201      	movs	r2, #1
 800d6f8:	4630      	mov	r0, r6
 800d6fa:	492a      	ldr	r1, [pc, #168]	@ (800d7a4 <__gethex+0x2b0>)
 800d6fc:	9303      	str	r3, [sp, #12]
 800d6fe:	f7ff fe14 	bl	800d32a <strncmp>
 800d702:	9b03      	ldr	r3, [sp, #12]
 800d704:	2800      	cmp	r0, #0
 800d706:	d1e1      	bne.n	800d6cc <__gethex+0x1d8>
 800d708:	e7a2      	b.n	800d650 <__gethex+0x15c>
 800d70a:	4620      	mov	r0, r4
 800d70c:	1ea9      	subs	r1, r5, #2
 800d70e:	f7fe fbb2 	bl	800be76 <__any_on>
 800d712:	2800      	cmp	r0, #0
 800d714:	d0c2      	beq.n	800d69c <__gethex+0x1a8>
 800d716:	f04f 0903 	mov.w	r9, #3
 800d71a:	e7c1      	b.n	800d6a0 <__gethex+0x1ac>
 800d71c:	da09      	bge.n	800d732 <__gethex+0x23e>
 800d71e:	1b75      	subs	r5, r6, r5
 800d720:	4621      	mov	r1, r4
 800d722:	462a      	mov	r2, r5
 800d724:	9801      	ldr	r0, [sp, #4]
 800d726:	f7fe f977 	bl	800ba18 <__lshift>
 800d72a:	4604      	mov	r4, r0
 800d72c:	1b7f      	subs	r7, r7, r5
 800d72e:	f100 0a14 	add.w	sl, r0, #20
 800d732:	f04f 0900 	mov.w	r9, #0
 800d736:	e7b8      	b.n	800d6aa <__gethex+0x1b6>
 800d738:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d73c:	42bd      	cmp	r5, r7
 800d73e:	dd6f      	ble.n	800d820 <__gethex+0x32c>
 800d740:	1bed      	subs	r5, r5, r7
 800d742:	42ae      	cmp	r6, r5
 800d744:	dc34      	bgt.n	800d7b0 <__gethex+0x2bc>
 800d746:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d74a:	2b02      	cmp	r3, #2
 800d74c:	d022      	beq.n	800d794 <__gethex+0x2a0>
 800d74e:	2b03      	cmp	r3, #3
 800d750:	d024      	beq.n	800d79c <__gethex+0x2a8>
 800d752:	2b01      	cmp	r3, #1
 800d754:	d115      	bne.n	800d782 <__gethex+0x28e>
 800d756:	42ae      	cmp	r6, r5
 800d758:	d113      	bne.n	800d782 <__gethex+0x28e>
 800d75a:	2e01      	cmp	r6, #1
 800d75c:	d10b      	bne.n	800d776 <__gethex+0x282>
 800d75e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d762:	9a02      	ldr	r2, [sp, #8]
 800d764:	2562      	movs	r5, #98	@ 0x62
 800d766:	6013      	str	r3, [r2, #0]
 800d768:	2301      	movs	r3, #1
 800d76a:	6123      	str	r3, [r4, #16]
 800d76c:	f8ca 3000 	str.w	r3, [sl]
 800d770:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d772:	601c      	str	r4, [r3, #0]
 800d774:	e73a      	b.n	800d5ec <__gethex+0xf8>
 800d776:	4620      	mov	r0, r4
 800d778:	1e71      	subs	r1, r6, #1
 800d77a:	f7fe fb7c 	bl	800be76 <__any_on>
 800d77e:	2800      	cmp	r0, #0
 800d780:	d1ed      	bne.n	800d75e <__gethex+0x26a>
 800d782:	4621      	mov	r1, r4
 800d784:	9801      	ldr	r0, [sp, #4]
 800d786:	f7fd ff31 	bl	800b5ec <_Bfree>
 800d78a:	2300      	movs	r3, #0
 800d78c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d78e:	2550      	movs	r5, #80	@ 0x50
 800d790:	6013      	str	r3, [r2, #0]
 800d792:	e72b      	b.n	800d5ec <__gethex+0xf8>
 800d794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d796:	2b00      	cmp	r3, #0
 800d798:	d1f3      	bne.n	800d782 <__gethex+0x28e>
 800d79a:	e7e0      	b.n	800d75e <__gethex+0x26a>
 800d79c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1dd      	bne.n	800d75e <__gethex+0x26a>
 800d7a2:	e7ee      	b.n	800d782 <__gethex+0x28e>
 800d7a4:	08012058 	.word	0x08012058
 800d7a8:	08011ef2 	.word	0x08011ef2
 800d7ac:	08012206 	.word	0x08012206
 800d7b0:	1e6f      	subs	r7, r5, #1
 800d7b2:	f1b9 0f00 	cmp.w	r9, #0
 800d7b6:	d130      	bne.n	800d81a <__gethex+0x326>
 800d7b8:	b127      	cbz	r7, 800d7c4 <__gethex+0x2d0>
 800d7ba:	4639      	mov	r1, r7
 800d7bc:	4620      	mov	r0, r4
 800d7be:	f7fe fb5a 	bl	800be76 <__any_on>
 800d7c2:	4681      	mov	r9, r0
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	4629      	mov	r1, r5
 800d7c8:	1b76      	subs	r6, r6, r5
 800d7ca:	2502      	movs	r5, #2
 800d7cc:	117a      	asrs	r2, r7, #5
 800d7ce:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d7d2:	f007 071f 	and.w	r7, r7, #31
 800d7d6:	40bb      	lsls	r3, r7
 800d7d8:	4213      	tst	r3, r2
 800d7da:	4620      	mov	r0, r4
 800d7dc:	bf18      	it	ne
 800d7de:	f049 0902 	orrne.w	r9, r9, #2
 800d7e2:	f7ff fe1f 	bl	800d424 <rshift>
 800d7e6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d7ea:	f1b9 0f00 	cmp.w	r9, #0
 800d7ee:	d047      	beq.n	800d880 <__gethex+0x38c>
 800d7f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d7f4:	2b02      	cmp	r3, #2
 800d7f6:	d015      	beq.n	800d824 <__gethex+0x330>
 800d7f8:	2b03      	cmp	r3, #3
 800d7fa:	d017      	beq.n	800d82c <__gethex+0x338>
 800d7fc:	2b01      	cmp	r3, #1
 800d7fe:	d109      	bne.n	800d814 <__gethex+0x320>
 800d800:	f019 0f02 	tst.w	r9, #2
 800d804:	d006      	beq.n	800d814 <__gethex+0x320>
 800d806:	f8da 3000 	ldr.w	r3, [sl]
 800d80a:	ea49 0903 	orr.w	r9, r9, r3
 800d80e:	f019 0f01 	tst.w	r9, #1
 800d812:	d10e      	bne.n	800d832 <__gethex+0x33e>
 800d814:	f045 0510 	orr.w	r5, r5, #16
 800d818:	e032      	b.n	800d880 <__gethex+0x38c>
 800d81a:	f04f 0901 	mov.w	r9, #1
 800d81e:	e7d1      	b.n	800d7c4 <__gethex+0x2d0>
 800d820:	2501      	movs	r5, #1
 800d822:	e7e2      	b.n	800d7ea <__gethex+0x2f6>
 800d824:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d826:	f1c3 0301 	rsb	r3, r3, #1
 800d82a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d82c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d0f0      	beq.n	800d814 <__gethex+0x320>
 800d832:	f04f 0c00 	mov.w	ip, #0
 800d836:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d83a:	f104 0314 	add.w	r3, r4, #20
 800d83e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d842:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d846:	4618      	mov	r0, r3
 800d848:	f853 2b04 	ldr.w	r2, [r3], #4
 800d84c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d850:	d01b      	beq.n	800d88a <__gethex+0x396>
 800d852:	3201      	adds	r2, #1
 800d854:	6002      	str	r2, [r0, #0]
 800d856:	2d02      	cmp	r5, #2
 800d858:	f104 0314 	add.w	r3, r4, #20
 800d85c:	d13c      	bne.n	800d8d8 <__gethex+0x3e4>
 800d85e:	f8d8 2000 	ldr.w	r2, [r8]
 800d862:	3a01      	subs	r2, #1
 800d864:	42b2      	cmp	r2, r6
 800d866:	d109      	bne.n	800d87c <__gethex+0x388>
 800d868:	2201      	movs	r2, #1
 800d86a:	1171      	asrs	r1, r6, #5
 800d86c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d870:	f006 061f 	and.w	r6, r6, #31
 800d874:	fa02 f606 	lsl.w	r6, r2, r6
 800d878:	421e      	tst	r6, r3
 800d87a:	d13a      	bne.n	800d8f2 <__gethex+0x3fe>
 800d87c:	f045 0520 	orr.w	r5, r5, #32
 800d880:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d882:	601c      	str	r4, [r3, #0]
 800d884:	9b02      	ldr	r3, [sp, #8]
 800d886:	601f      	str	r7, [r3, #0]
 800d888:	e6b0      	b.n	800d5ec <__gethex+0xf8>
 800d88a:	4299      	cmp	r1, r3
 800d88c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d890:	d8d9      	bhi.n	800d846 <__gethex+0x352>
 800d892:	68a3      	ldr	r3, [r4, #8]
 800d894:	459b      	cmp	fp, r3
 800d896:	db17      	blt.n	800d8c8 <__gethex+0x3d4>
 800d898:	6861      	ldr	r1, [r4, #4]
 800d89a:	9801      	ldr	r0, [sp, #4]
 800d89c:	3101      	adds	r1, #1
 800d89e:	f7fd fe65 	bl	800b56c <_Balloc>
 800d8a2:	4681      	mov	r9, r0
 800d8a4:	b918      	cbnz	r0, 800d8ae <__gethex+0x3ba>
 800d8a6:	4602      	mov	r2, r0
 800d8a8:	2184      	movs	r1, #132	@ 0x84
 800d8aa:	4b19      	ldr	r3, [pc, #100]	@ (800d910 <__gethex+0x41c>)
 800d8ac:	e6c5      	b.n	800d63a <__gethex+0x146>
 800d8ae:	6922      	ldr	r2, [r4, #16]
 800d8b0:	f104 010c 	add.w	r1, r4, #12
 800d8b4:	3202      	adds	r2, #2
 800d8b6:	0092      	lsls	r2, r2, #2
 800d8b8:	300c      	adds	r0, #12
 800d8ba:	f7fc fef4 	bl	800a6a6 <memcpy>
 800d8be:	4621      	mov	r1, r4
 800d8c0:	9801      	ldr	r0, [sp, #4]
 800d8c2:	f7fd fe93 	bl	800b5ec <_Bfree>
 800d8c6:	464c      	mov	r4, r9
 800d8c8:	6923      	ldr	r3, [r4, #16]
 800d8ca:	1c5a      	adds	r2, r3, #1
 800d8cc:	6122      	str	r2, [r4, #16]
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d8d4:	615a      	str	r2, [r3, #20]
 800d8d6:	e7be      	b.n	800d856 <__gethex+0x362>
 800d8d8:	6922      	ldr	r2, [r4, #16]
 800d8da:	455a      	cmp	r2, fp
 800d8dc:	dd0b      	ble.n	800d8f6 <__gethex+0x402>
 800d8de:	2101      	movs	r1, #1
 800d8e0:	4620      	mov	r0, r4
 800d8e2:	f7ff fd9f 	bl	800d424 <rshift>
 800d8e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d8ea:	3701      	adds	r7, #1
 800d8ec:	42bb      	cmp	r3, r7
 800d8ee:	f6ff aee0 	blt.w	800d6b2 <__gethex+0x1be>
 800d8f2:	2501      	movs	r5, #1
 800d8f4:	e7c2      	b.n	800d87c <__gethex+0x388>
 800d8f6:	f016 061f 	ands.w	r6, r6, #31
 800d8fa:	d0fa      	beq.n	800d8f2 <__gethex+0x3fe>
 800d8fc:	4453      	add	r3, sl
 800d8fe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d902:	f7fd ff25 	bl	800b750 <__hi0bits>
 800d906:	f1c6 0620 	rsb	r6, r6, #32
 800d90a:	42b0      	cmp	r0, r6
 800d90c:	dbe7      	blt.n	800d8de <__gethex+0x3ea>
 800d90e:	e7f0      	b.n	800d8f2 <__gethex+0x3fe>
 800d910:	08011ef2 	.word	0x08011ef2

0800d914 <L_shift>:
 800d914:	f1c2 0208 	rsb	r2, r2, #8
 800d918:	0092      	lsls	r2, r2, #2
 800d91a:	b570      	push	{r4, r5, r6, lr}
 800d91c:	f1c2 0620 	rsb	r6, r2, #32
 800d920:	6843      	ldr	r3, [r0, #4]
 800d922:	6804      	ldr	r4, [r0, #0]
 800d924:	fa03 f506 	lsl.w	r5, r3, r6
 800d928:	432c      	orrs	r4, r5
 800d92a:	40d3      	lsrs	r3, r2
 800d92c:	6004      	str	r4, [r0, #0]
 800d92e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d932:	4288      	cmp	r0, r1
 800d934:	d3f4      	bcc.n	800d920 <L_shift+0xc>
 800d936:	bd70      	pop	{r4, r5, r6, pc}

0800d938 <__match>:
 800d938:	b530      	push	{r4, r5, lr}
 800d93a:	6803      	ldr	r3, [r0, #0]
 800d93c:	3301      	adds	r3, #1
 800d93e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d942:	b914      	cbnz	r4, 800d94a <__match+0x12>
 800d944:	6003      	str	r3, [r0, #0]
 800d946:	2001      	movs	r0, #1
 800d948:	bd30      	pop	{r4, r5, pc}
 800d94a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d94e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d952:	2d19      	cmp	r5, #25
 800d954:	bf98      	it	ls
 800d956:	3220      	addls	r2, #32
 800d958:	42a2      	cmp	r2, r4
 800d95a:	d0f0      	beq.n	800d93e <__match+0x6>
 800d95c:	2000      	movs	r0, #0
 800d95e:	e7f3      	b.n	800d948 <__match+0x10>

0800d960 <__hexnan>:
 800d960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d964:	2500      	movs	r5, #0
 800d966:	680b      	ldr	r3, [r1, #0]
 800d968:	4682      	mov	sl, r0
 800d96a:	115e      	asrs	r6, r3, #5
 800d96c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d970:	f013 031f 	ands.w	r3, r3, #31
 800d974:	bf18      	it	ne
 800d976:	3604      	addne	r6, #4
 800d978:	1f37      	subs	r7, r6, #4
 800d97a:	4690      	mov	r8, r2
 800d97c:	46b9      	mov	r9, r7
 800d97e:	463c      	mov	r4, r7
 800d980:	46ab      	mov	fp, r5
 800d982:	b087      	sub	sp, #28
 800d984:	6801      	ldr	r1, [r0, #0]
 800d986:	9301      	str	r3, [sp, #4]
 800d988:	f846 5c04 	str.w	r5, [r6, #-4]
 800d98c:	9502      	str	r5, [sp, #8]
 800d98e:	784a      	ldrb	r2, [r1, #1]
 800d990:	1c4b      	adds	r3, r1, #1
 800d992:	9303      	str	r3, [sp, #12]
 800d994:	b342      	cbz	r2, 800d9e8 <__hexnan+0x88>
 800d996:	4610      	mov	r0, r2
 800d998:	9105      	str	r1, [sp, #20]
 800d99a:	9204      	str	r2, [sp, #16]
 800d99c:	f7ff fd95 	bl	800d4ca <__hexdig_fun>
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	d151      	bne.n	800da48 <__hexnan+0xe8>
 800d9a4:	9a04      	ldr	r2, [sp, #16]
 800d9a6:	9905      	ldr	r1, [sp, #20]
 800d9a8:	2a20      	cmp	r2, #32
 800d9aa:	d818      	bhi.n	800d9de <__hexnan+0x7e>
 800d9ac:	9b02      	ldr	r3, [sp, #8]
 800d9ae:	459b      	cmp	fp, r3
 800d9b0:	dd13      	ble.n	800d9da <__hexnan+0x7a>
 800d9b2:	454c      	cmp	r4, r9
 800d9b4:	d206      	bcs.n	800d9c4 <__hexnan+0x64>
 800d9b6:	2d07      	cmp	r5, #7
 800d9b8:	dc04      	bgt.n	800d9c4 <__hexnan+0x64>
 800d9ba:	462a      	mov	r2, r5
 800d9bc:	4649      	mov	r1, r9
 800d9be:	4620      	mov	r0, r4
 800d9c0:	f7ff ffa8 	bl	800d914 <L_shift>
 800d9c4:	4544      	cmp	r4, r8
 800d9c6:	d952      	bls.n	800da6e <__hexnan+0x10e>
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	f1a4 0904 	sub.w	r9, r4, #4
 800d9ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800d9d2:	461d      	mov	r5, r3
 800d9d4:	464c      	mov	r4, r9
 800d9d6:	f8cd b008 	str.w	fp, [sp, #8]
 800d9da:	9903      	ldr	r1, [sp, #12]
 800d9dc:	e7d7      	b.n	800d98e <__hexnan+0x2e>
 800d9de:	2a29      	cmp	r2, #41	@ 0x29
 800d9e0:	d157      	bne.n	800da92 <__hexnan+0x132>
 800d9e2:	3102      	adds	r1, #2
 800d9e4:	f8ca 1000 	str.w	r1, [sl]
 800d9e8:	f1bb 0f00 	cmp.w	fp, #0
 800d9ec:	d051      	beq.n	800da92 <__hexnan+0x132>
 800d9ee:	454c      	cmp	r4, r9
 800d9f0:	d206      	bcs.n	800da00 <__hexnan+0xa0>
 800d9f2:	2d07      	cmp	r5, #7
 800d9f4:	dc04      	bgt.n	800da00 <__hexnan+0xa0>
 800d9f6:	462a      	mov	r2, r5
 800d9f8:	4649      	mov	r1, r9
 800d9fa:	4620      	mov	r0, r4
 800d9fc:	f7ff ff8a 	bl	800d914 <L_shift>
 800da00:	4544      	cmp	r4, r8
 800da02:	d936      	bls.n	800da72 <__hexnan+0x112>
 800da04:	4623      	mov	r3, r4
 800da06:	f1a8 0204 	sub.w	r2, r8, #4
 800da0a:	f853 1b04 	ldr.w	r1, [r3], #4
 800da0e:	429f      	cmp	r7, r3
 800da10:	f842 1f04 	str.w	r1, [r2, #4]!
 800da14:	d2f9      	bcs.n	800da0a <__hexnan+0xaa>
 800da16:	1b3b      	subs	r3, r7, r4
 800da18:	f023 0303 	bic.w	r3, r3, #3
 800da1c:	3304      	adds	r3, #4
 800da1e:	3401      	adds	r4, #1
 800da20:	3e03      	subs	r6, #3
 800da22:	42b4      	cmp	r4, r6
 800da24:	bf88      	it	hi
 800da26:	2304      	movhi	r3, #4
 800da28:	2200      	movs	r2, #0
 800da2a:	4443      	add	r3, r8
 800da2c:	f843 2b04 	str.w	r2, [r3], #4
 800da30:	429f      	cmp	r7, r3
 800da32:	d2fb      	bcs.n	800da2c <__hexnan+0xcc>
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	b91b      	cbnz	r3, 800da40 <__hexnan+0xe0>
 800da38:	4547      	cmp	r7, r8
 800da3a:	d128      	bne.n	800da8e <__hexnan+0x12e>
 800da3c:	2301      	movs	r3, #1
 800da3e:	603b      	str	r3, [r7, #0]
 800da40:	2005      	movs	r0, #5
 800da42:	b007      	add	sp, #28
 800da44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da48:	3501      	adds	r5, #1
 800da4a:	2d08      	cmp	r5, #8
 800da4c:	f10b 0b01 	add.w	fp, fp, #1
 800da50:	dd06      	ble.n	800da60 <__hexnan+0x100>
 800da52:	4544      	cmp	r4, r8
 800da54:	d9c1      	bls.n	800d9da <__hexnan+0x7a>
 800da56:	2300      	movs	r3, #0
 800da58:	2501      	movs	r5, #1
 800da5a:	f844 3c04 	str.w	r3, [r4, #-4]
 800da5e:	3c04      	subs	r4, #4
 800da60:	6822      	ldr	r2, [r4, #0]
 800da62:	f000 000f 	and.w	r0, r0, #15
 800da66:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800da6a:	6020      	str	r0, [r4, #0]
 800da6c:	e7b5      	b.n	800d9da <__hexnan+0x7a>
 800da6e:	2508      	movs	r5, #8
 800da70:	e7b3      	b.n	800d9da <__hexnan+0x7a>
 800da72:	9b01      	ldr	r3, [sp, #4]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d0dd      	beq.n	800da34 <__hexnan+0xd4>
 800da78:	f04f 32ff 	mov.w	r2, #4294967295
 800da7c:	f1c3 0320 	rsb	r3, r3, #32
 800da80:	40da      	lsrs	r2, r3
 800da82:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800da86:	4013      	ands	r3, r2
 800da88:	f846 3c04 	str.w	r3, [r6, #-4]
 800da8c:	e7d2      	b.n	800da34 <__hexnan+0xd4>
 800da8e:	3f04      	subs	r7, #4
 800da90:	e7d0      	b.n	800da34 <__hexnan+0xd4>
 800da92:	2004      	movs	r0, #4
 800da94:	e7d5      	b.n	800da42 <__hexnan+0xe2>

0800da96 <__ascii_mbtowc>:
 800da96:	b082      	sub	sp, #8
 800da98:	b901      	cbnz	r1, 800da9c <__ascii_mbtowc+0x6>
 800da9a:	a901      	add	r1, sp, #4
 800da9c:	b142      	cbz	r2, 800dab0 <__ascii_mbtowc+0x1a>
 800da9e:	b14b      	cbz	r3, 800dab4 <__ascii_mbtowc+0x1e>
 800daa0:	7813      	ldrb	r3, [r2, #0]
 800daa2:	600b      	str	r3, [r1, #0]
 800daa4:	7812      	ldrb	r2, [r2, #0]
 800daa6:	1e10      	subs	r0, r2, #0
 800daa8:	bf18      	it	ne
 800daaa:	2001      	movne	r0, #1
 800daac:	b002      	add	sp, #8
 800daae:	4770      	bx	lr
 800dab0:	4610      	mov	r0, r2
 800dab2:	e7fb      	b.n	800daac <__ascii_mbtowc+0x16>
 800dab4:	f06f 0001 	mvn.w	r0, #1
 800dab8:	e7f8      	b.n	800daac <__ascii_mbtowc+0x16>

0800daba <_realloc_r>:
 800daba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dabe:	4680      	mov	r8, r0
 800dac0:	4615      	mov	r5, r2
 800dac2:	460c      	mov	r4, r1
 800dac4:	b921      	cbnz	r1, 800dad0 <_realloc_r+0x16>
 800dac6:	4611      	mov	r1, r2
 800dac8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dacc:	f7fd bcc2 	b.w	800b454 <_malloc_r>
 800dad0:	b92a      	cbnz	r2, 800dade <_realloc_r+0x24>
 800dad2:	f7fd fc4d 	bl	800b370 <_free_r>
 800dad6:	2400      	movs	r4, #0
 800dad8:	4620      	mov	r0, r4
 800dada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dade:	f000 f840 	bl	800db62 <_malloc_usable_size_r>
 800dae2:	4285      	cmp	r5, r0
 800dae4:	4606      	mov	r6, r0
 800dae6:	d802      	bhi.n	800daee <_realloc_r+0x34>
 800dae8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800daec:	d8f4      	bhi.n	800dad8 <_realloc_r+0x1e>
 800daee:	4629      	mov	r1, r5
 800daf0:	4640      	mov	r0, r8
 800daf2:	f7fd fcaf 	bl	800b454 <_malloc_r>
 800daf6:	4607      	mov	r7, r0
 800daf8:	2800      	cmp	r0, #0
 800dafa:	d0ec      	beq.n	800dad6 <_realloc_r+0x1c>
 800dafc:	42b5      	cmp	r5, r6
 800dafe:	462a      	mov	r2, r5
 800db00:	4621      	mov	r1, r4
 800db02:	bf28      	it	cs
 800db04:	4632      	movcs	r2, r6
 800db06:	f7fc fdce 	bl	800a6a6 <memcpy>
 800db0a:	4621      	mov	r1, r4
 800db0c:	4640      	mov	r0, r8
 800db0e:	f7fd fc2f 	bl	800b370 <_free_r>
 800db12:	463c      	mov	r4, r7
 800db14:	e7e0      	b.n	800dad8 <_realloc_r+0x1e>

0800db16 <__ascii_wctomb>:
 800db16:	4603      	mov	r3, r0
 800db18:	4608      	mov	r0, r1
 800db1a:	b141      	cbz	r1, 800db2e <__ascii_wctomb+0x18>
 800db1c:	2aff      	cmp	r2, #255	@ 0xff
 800db1e:	d904      	bls.n	800db2a <__ascii_wctomb+0x14>
 800db20:	228a      	movs	r2, #138	@ 0x8a
 800db22:	f04f 30ff 	mov.w	r0, #4294967295
 800db26:	601a      	str	r2, [r3, #0]
 800db28:	4770      	bx	lr
 800db2a:	2001      	movs	r0, #1
 800db2c:	700a      	strb	r2, [r1, #0]
 800db2e:	4770      	bx	lr

0800db30 <fiprintf>:
 800db30:	b40e      	push	{r1, r2, r3}
 800db32:	b503      	push	{r0, r1, lr}
 800db34:	4601      	mov	r1, r0
 800db36:	ab03      	add	r3, sp, #12
 800db38:	4805      	ldr	r0, [pc, #20]	@ (800db50 <fiprintf+0x20>)
 800db3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800db3e:	6800      	ldr	r0, [r0, #0]
 800db40:	9301      	str	r3, [sp, #4]
 800db42:	f7ff f9b7 	bl	800ceb4 <_vfiprintf_r>
 800db46:	b002      	add	sp, #8
 800db48:	f85d eb04 	ldr.w	lr, [sp], #4
 800db4c:	b003      	add	sp, #12
 800db4e:	4770      	bx	lr
 800db50:	20000024 	.word	0x20000024

0800db54 <abort>:
 800db54:	2006      	movs	r0, #6
 800db56:	b508      	push	{r3, lr}
 800db58:	f000 f834 	bl	800dbc4 <raise>
 800db5c:	2001      	movs	r0, #1
 800db5e:	f7f3 faf2 	bl	8001146 <_exit>

0800db62 <_malloc_usable_size_r>:
 800db62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db66:	1f18      	subs	r0, r3, #4
 800db68:	2b00      	cmp	r3, #0
 800db6a:	bfbc      	itt	lt
 800db6c:	580b      	ldrlt	r3, [r1, r0]
 800db6e:	18c0      	addlt	r0, r0, r3
 800db70:	4770      	bx	lr

0800db72 <_raise_r>:
 800db72:	291f      	cmp	r1, #31
 800db74:	b538      	push	{r3, r4, r5, lr}
 800db76:	4605      	mov	r5, r0
 800db78:	460c      	mov	r4, r1
 800db7a:	d904      	bls.n	800db86 <_raise_r+0x14>
 800db7c:	2316      	movs	r3, #22
 800db7e:	6003      	str	r3, [r0, #0]
 800db80:	f04f 30ff 	mov.w	r0, #4294967295
 800db84:	bd38      	pop	{r3, r4, r5, pc}
 800db86:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800db88:	b112      	cbz	r2, 800db90 <_raise_r+0x1e>
 800db8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db8e:	b94b      	cbnz	r3, 800dba4 <_raise_r+0x32>
 800db90:	4628      	mov	r0, r5
 800db92:	f000 f831 	bl	800dbf8 <_getpid_r>
 800db96:	4622      	mov	r2, r4
 800db98:	4601      	mov	r1, r0
 800db9a:	4628      	mov	r0, r5
 800db9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dba0:	f000 b818 	b.w	800dbd4 <_kill_r>
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d00a      	beq.n	800dbbe <_raise_r+0x4c>
 800dba8:	1c59      	adds	r1, r3, #1
 800dbaa:	d103      	bne.n	800dbb4 <_raise_r+0x42>
 800dbac:	2316      	movs	r3, #22
 800dbae:	6003      	str	r3, [r0, #0]
 800dbb0:	2001      	movs	r0, #1
 800dbb2:	e7e7      	b.n	800db84 <_raise_r+0x12>
 800dbb4:	2100      	movs	r1, #0
 800dbb6:	4620      	mov	r0, r4
 800dbb8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dbbc:	4798      	blx	r3
 800dbbe:	2000      	movs	r0, #0
 800dbc0:	e7e0      	b.n	800db84 <_raise_r+0x12>
	...

0800dbc4 <raise>:
 800dbc4:	4b02      	ldr	r3, [pc, #8]	@ (800dbd0 <raise+0xc>)
 800dbc6:	4601      	mov	r1, r0
 800dbc8:	6818      	ldr	r0, [r3, #0]
 800dbca:	f7ff bfd2 	b.w	800db72 <_raise_r>
 800dbce:	bf00      	nop
 800dbd0:	20000024 	.word	0x20000024

0800dbd4 <_kill_r>:
 800dbd4:	b538      	push	{r3, r4, r5, lr}
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	4d06      	ldr	r5, [pc, #24]	@ (800dbf4 <_kill_r+0x20>)
 800dbda:	4604      	mov	r4, r0
 800dbdc:	4608      	mov	r0, r1
 800dbde:	4611      	mov	r1, r2
 800dbe0:	602b      	str	r3, [r5, #0]
 800dbe2:	f7f3 faa0 	bl	8001126 <_kill>
 800dbe6:	1c43      	adds	r3, r0, #1
 800dbe8:	d102      	bne.n	800dbf0 <_kill_r+0x1c>
 800dbea:	682b      	ldr	r3, [r5, #0]
 800dbec:	b103      	cbz	r3, 800dbf0 <_kill_r+0x1c>
 800dbee:	6023      	str	r3, [r4, #0]
 800dbf0:	bd38      	pop	{r3, r4, r5, pc}
 800dbf2:	bf00      	nop
 800dbf4:	20001ec4 	.word	0x20001ec4

0800dbf8 <_getpid_r>:
 800dbf8:	f7f3 ba8e 	b.w	8001118 <_getpid>

0800dbfc <_init>:
 800dbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbfe:	bf00      	nop
 800dc00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc02:	bc08      	pop	{r3}
 800dc04:	469e      	mov	lr, r3
 800dc06:	4770      	bx	lr

0800dc08 <_fini>:
 800dc08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc0a:	bf00      	nop
 800dc0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc0e:	bc08      	pop	{r3}
 800dc10:	469e      	mov	lr, r3
 800dc12:	4770      	bx	lr
