
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
512default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
–
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
—
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
—
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
•
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
“
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
Š
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
Õ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ê
µc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2D
0i_ps/system_i/system_i/processing_system7_0/inst2default:defaultZ20-848
Þ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ê
µc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2D
0i_ps/system_i/system_i/processing_system7_0/inst2default:defaultZ20-847
Â
Parsing XDC File [%s]
179*designutils2‹
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:defaultZ20-179
ë
%Done setting XDC timing constraints.
35*timing2
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:default2
2392default:default8@Z38-35
Þ
Deriving generated clocks
2*timing2
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:default2
2392default:default8@Z38-2
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:212default:default2
00:00:212default:default2
858.5472default:default2
405.1092default:defaultZ17-268
Ë
Finished Parsing XDC File [%s]
178*designutils2‹
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:defaultZ20-178
Æ
Parsing XDC File [%s]
179*designutils2
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya_top.xdc2default:defaultZ20-179
Ï
Finished Parsing XDC File [%s]
178*designutils2
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya_top.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
ê
!Unisim Transformation Summary:
%s111*project2­
˜  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:332default:default2
00:00:342default:default2
858.5472default:default2
676.9612default:defaultZ17-268


End Record