<profile>

<section name = "Vitis HLS Report for 'torgb'" level="0">
<item name = "Date">Wed Jul 23 17:25:31 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">torgb</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150">torgb_Pipeline_VITIS_LOOP_24_1, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 346, 465, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 253, -</column>
<column name="Register">-, -, 265, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 144, 232, 0</column>
<column name="mul_32s_32s_32_2_1_U44">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150">torgb_Pipeline_VITIS_LOOP_24_1, 0, 0, 37, 183, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ch_b_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="ch_b_TDEST_int_regslice">9, 2, 6, 12</column>
<column name="ch_b_TID_int_regslice">9, 2, 5, 10</column>
<column name="ch_b_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="ch_b_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="ch_b_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="ch_b_TUSER_int_regslice">9, 2, 2, 4</column>
<column name="ch_g_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="ch_g_TDEST_int_regslice">9, 2, 6, 12</column>
<column name="ch_g_TID_int_regslice">9, 2, 5, 10</column>
<column name="ch_g_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="ch_g_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="ch_g_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="ch_g_TUSER_int_regslice">9, 2, 2, 4</column>
<column name="ch_r_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="ch_r_TDEST_int_regslice">9, 2, 6, 12</column>
<column name="ch_r_TID_int_regslice">9, 2, 5, 10</column>
<column name="ch_r_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="ch_r_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="ch_r_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="ch_r_TUSER_int_regslice">9, 2, 2, 4</column>
<column name="ch_u_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ch_v_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ch_y_TREADY_int_regslice">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ch_b_TDATA_reg">32, 0, 32, 0</column>
<column name="ch_b_TDEST_reg">6, 0, 6, 0</column>
<column name="ch_b_TID_reg">5, 0, 5, 0</column>
<column name="ch_b_TKEEP_reg">4, 0, 4, 0</column>
<column name="ch_b_TLAST_reg">1, 0, 1, 0</column>
<column name="ch_b_TSTRB_reg">4, 0, 4, 0</column>
<column name="ch_b_TUSER_reg">2, 0, 2, 0</column>
<column name="ch_g_TDATA_reg">32, 0, 32, 0</column>
<column name="ch_g_TDEST_reg">6, 0, 6, 0</column>
<column name="ch_g_TID_reg">5, 0, 5, 0</column>
<column name="ch_g_TKEEP_reg">4, 0, 4, 0</column>
<column name="ch_g_TLAST_reg">1, 0, 1, 0</column>
<column name="ch_g_TSTRB_reg">4, 0, 4, 0</column>
<column name="ch_g_TUSER_reg">2, 0, 2, 0</column>
<column name="ch_r_TDATA_reg">32, 0, 32, 0</column>
<column name="ch_r_TDEST_reg">6, 0, 6, 0</column>
<column name="ch_r_TID_reg">5, 0, 5, 0</column>
<column name="ch_r_TKEEP_reg">4, 0, 4, 0</column>
<column name="ch_r_TLAST_reg">1, 0, 1, 0</column>
<column name="ch_r_TSTRB_reg">4, 0, 4, 0</column>
<column name="ch_r_TUSER_reg">2, 0, 2, 0</column>
<column name="grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="height_read_reg_243">32, 0, 32, 0</column>
<column name="total_reg_253">32, 0, 32, 0</column>
<column name="width_read_reg_248">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, torgb, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, torgb, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, torgb, return value</column>
<column name="ch_y_TDATA">in, 32, axis, ch_y_V_data_V, pointer</column>
<column name="ch_y_TVALID">in, 1, axis, ch_y_V_dest_V, pointer</column>
<column name="ch_y_TREADY">out, 1, axis, ch_y_V_dest_V, pointer</column>
<column name="ch_y_TDEST">in, 6, axis, ch_y_V_dest_V, pointer</column>
<column name="ch_y_TKEEP">in, 4, axis, ch_y_V_keep_V, pointer</column>
<column name="ch_y_TSTRB">in, 4, axis, ch_y_V_strb_V, pointer</column>
<column name="ch_y_TUSER">in, 2, axis, ch_y_V_user_V, pointer</column>
<column name="ch_y_TLAST">in, 1, axis, ch_y_V_last_V, pointer</column>
<column name="ch_y_TID">in, 5, axis, ch_y_V_id_V, pointer</column>
<column name="ch_u_TDATA">in, 32, axis, ch_u_V_data_V, pointer</column>
<column name="ch_u_TVALID">in, 1, axis, ch_u_V_dest_V, pointer</column>
<column name="ch_u_TREADY">out, 1, axis, ch_u_V_dest_V, pointer</column>
<column name="ch_u_TDEST">in, 6, axis, ch_u_V_dest_V, pointer</column>
<column name="ch_u_TKEEP">in, 4, axis, ch_u_V_keep_V, pointer</column>
<column name="ch_u_TSTRB">in, 4, axis, ch_u_V_strb_V, pointer</column>
<column name="ch_u_TUSER">in, 2, axis, ch_u_V_user_V, pointer</column>
<column name="ch_u_TLAST">in, 1, axis, ch_u_V_last_V, pointer</column>
<column name="ch_u_TID">in, 5, axis, ch_u_V_id_V, pointer</column>
<column name="ch_v_TDATA">in, 32, axis, ch_v_V_data_V, pointer</column>
<column name="ch_v_TVALID">in, 1, axis, ch_v_V_dest_V, pointer</column>
<column name="ch_v_TREADY">out, 1, axis, ch_v_V_dest_V, pointer</column>
<column name="ch_v_TDEST">in, 6, axis, ch_v_V_dest_V, pointer</column>
<column name="ch_v_TKEEP">in, 4, axis, ch_v_V_keep_V, pointer</column>
<column name="ch_v_TSTRB">in, 4, axis, ch_v_V_strb_V, pointer</column>
<column name="ch_v_TUSER">in, 2, axis, ch_v_V_user_V, pointer</column>
<column name="ch_v_TLAST">in, 1, axis, ch_v_V_last_V, pointer</column>
<column name="ch_v_TID">in, 5, axis, ch_v_V_id_V, pointer</column>
<column name="ch_r_TDATA">out, 32, axis, ch_r_V_data_V, pointer</column>
<column name="ch_r_TVALID">out, 1, axis, ch_r_V_dest_V, pointer</column>
<column name="ch_r_TREADY">in, 1, axis, ch_r_V_dest_V, pointer</column>
<column name="ch_r_TDEST">out, 6, axis, ch_r_V_dest_V, pointer</column>
<column name="ch_r_TKEEP">out, 4, axis, ch_r_V_keep_V, pointer</column>
<column name="ch_r_TSTRB">out, 4, axis, ch_r_V_strb_V, pointer</column>
<column name="ch_r_TUSER">out, 2, axis, ch_r_V_user_V, pointer</column>
<column name="ch_r_TLAST">out, 1, axis, ch_r_V_last_V, pointer</column>
<column name="ch_r_TID">out, 5, axis, ch_r_V_id_V, pointer</column>
<column name="ch_g_TDATA">out, 32, axis, ch_g_V_data_V, pointer</column>
<column name="ch_g_TVALID">out, 1, axis, ch_g_V_dest_V, pointer</column>
<column name="ch_g_TREADY">in, 1, axis, ch_g_V_dest_V, pointer</column>
<column name="ch_g_TDEST">out, 6, axis, ch_g_V_dest_V, pointer</column>
<column name="ch_g_TKEEP">out, 4, axis, ch_g_V_keep_V, pointer</column>
<column name="ch_g_TSTRB">out, 4, axis, ch_g_V_strb_V, pointer</column>
<column name="ch_g_TUSER">out, 2, axis, ch_g_V_user_V, pointer</column>
<column name="ch_g_TLAST">out, 1, axis, ch_g_V_last_V, pointer</column>
<column name="ch_g_TID">out, 5, axis, ch_g_V_id_V, pointer</column>
<column name="ch_b_TDATA">out, 32, axis, ch_b_V_data_V, pointer</column>
<column name="ch_b_TVALID">out, 1, axis, ch_b_V_dest_V, pointer</column>
<column name="ch_b_TREADY">in, 1, axis, ch_b_V_dest_V, pointer</column>
<column name="ch_b_TDEST">out, 6, axis, ch_b_V_dest_V, pointer</column>
<column name="ch_b_TKEEP">out, 4, axis, ch_b_V_keep_V, pointer</column>
<column name="ch_b_TSTRB">out, 4, axis, ch_b_V_strb_V, pointer</column>
<column name="ch_b_TUSER">out, 2, axis, ch_b_V_user_V, pointer</column>
<column name="ch_b_TLAST">out, 1, axis, ch_b_V_last_V, pointer</column>
<column name="ch_b_TID">out, 5, axis, ch_b_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
