;redcode
;assert 1
	SPL 0, <-2
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 180
	SUB 7, <0
	SUB @117, 100
	SUB 7, <0
	SUB #72, @200
	SUB 700, 0
	SUB 27, 0
	SUB 3, <30
	SUB 7, <8
	SUB 7, <0
	SUB 3, <30
	ADD 170, 0
	SUB 7, <0
	SPL 0, <-2
	CMP 2, @0
	SUB 3, <30
	SUB @117, 100
	SUB -702, 0
	SUB -702, 0
	SUB -702, 0
	SUB -7, @-20
	SUB 27, 0
	SUB 3, <30
	SLT 170, 0
	ADD 210, 60
	SUB 0, @-2
	SUB <23, 0
	SUB 12, @10
	SUB 27, 0
	SUB 27, 0
	MOV -1, <-20
	SUB <23, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB <23, 0
	ADD #275, <0
	SUB -25, 0
	SPL 0, <-2
	SUB <23, 0
	MOV -1, <-20
	MOV -7, <-20
	SUB 27, 0
	MOV -1, <-20
	MOV -7, <-20
	SLT 10, 30
	JMP -210, 10
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMZ <127, #106
	MOV -17, <-20
	JMZ <127, #106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP 600, @-75
	SUB @121, 106
	JMP <129, 783
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	JMN -17, @-20
	SUB @121, 103
	SUB 217, <-20
	SUB 217, <-20
	SUB 217, <-20
	SUB 217, <-20
	JMN -1, @-20
	MOV #72, @0
	SUB <0, @2
	SUB 12, @10
	SUB <0, @2
	CMP <0, @2
	JMP 0, #2
	MOV -1, <-20
	JMP @72, #200
	SUB 12, @10
	SLT @10, @0
	MOV -1, <-20
	SUB #72, @200
	SUB @127, @600
	SUB 12, @10
	SUB @121, 106
	SLT 10, 30
	SUB 12, @16
	SUB 10, @-206
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
