functions integration. 
英文關鍵詞： high-k, TFT, OTFT, LTPS, memory 
 
 2 
高效能薄膜電晶體和以薄膜電晶體為基底之非揮發性記憶體元件 
 “High-Performance TFT and TFT-Based Non-volatile Memory Devices” 
計畫編號：NSC 99-2923-E-009-001-MY3 
執行期間：99 年 01 月 01 日至 101 年 12 月 31 日 
主持人：荊鳳德 交通大學電子工程系教授 
 
一、中文摘要 
 
    我們成功整合了「高介電係數」介電質到「低溫多
晶矽薄膜電晶體」(LTPS TFT)以及「有機薄膜電晶體」
(organic thin-film transistors , OTFTs)。在「低溫多晶矽
薄膜電晶體」方面，已達到高的驅動電流，低的臨界電
壓(Vt)，低的次臨界擺伏(SS)，良好的開/關電流比例和
高閘極介電質崩潰電場。這良好的特性不需要氫鈍化或
者是特別結晶步驟就可以達成。我們製作的有機薄膜電
晶體，具有低次臨界擺伏 0.08 V/decade，低臨界電壓(VT) 
-1.3 V，且低電壓操作 2 V 下。這些良好的特性是由「高
介電係數」介電質來達到高閘極電容密度和小的「等效
氧化層厚度」(EOT)。在記憶體方面，我們使用「高介
電係數」介電質，製作 Ni/GeOx/HfON/TaN 電阻式記憶
體(resistive random access memory , RRAM)，得到超低
設定功率 0.3 μW (0.1 μA at 3 V)，重置功率 0.6 nW (-0.3 
nA at -1.8 V)，且此記憶體可成功整合至「薄膜電晶
體」，達到邏輯與憶體系統整合的目的。 
 
二、英文摘要 
 
We have integrated a high-κ dielectric into 
low-temperature poly-Si (LTPS) and Pentacene organic 
thin-film transistors. For LTPS TFT, good device 
performance was achieved with high drive current, low 
threshold voltage and sub-threshold slope (SS), an 
excellent on/off current ratio and high gate-dielectric 
breakdown field. Such high breakdown field allows this 
device to be used for both pixel and display circuits. The 
pentacene organic thin-film transistors (OTFTs) exhibited 
good device performance, such as a low sub threshold 
swing of 0.08 V/decade, a threshold voltage of -1.3 V, and 
record best transistor normalized drive current, at an 
operating voltage only 2 V. The good performance is 
related to the higher gate capacitance density and smaller 
equivalent-oxide thickness (EOT) provided by the high-κ 
dielectric. Using stacked high-κ dielectric, the 
Ni/GeOx/HfON/TaN resistive random access memory 
(RRAM) showed ultra-low set power of 0.3 μW (0.1 μA at 
3 V) and reset power of 0.6 nW (-0.3 nA at -1.8 V), where 
this memory device can be integrated into thin-film based 
TFT for logic-memory functions integration.  
三、計畫的緣由與目的 
 
TFT device is essential for display. In spite of the 
fast progress of InGaZnO, the LTPS TFTs are still 
currently used for active matrix liquid crystal displays 
(AMLCDs) on glass substrates [1]-[14] that provides high 
current drive capability for organic light-emitting diode 
(OLED). This is due to the advantages of past production 
experience of commercial amorphous-Si TFT, low-cost 
In-free material, and high mobility of LTPS. Alternatively, 
pentacene-based organic thin-film transistors (OTFTs) 
have been intensely investigated for next generation TFT 
due to their low cost and light weight, for potential use in 
applications such as flexible displays and low-cost flexible 
integrated circuits (IC) beyond the LTPS TFT [15]-[17]. It 
is noticed that the conventional LTPS cannot be used for 
flexible displays due to its high process temperature. Such 
flexible display has been mentioned by Samsung for future 
generation mobile phone application. In addition to the 
logic TFT, the memory device [18]-[32] is also needed for 
logic-memory function integration for display and 
low-cost flexible IC. However, the memory device should 
follow the same limitation of low temperature process.  
Although LTPS TFTs have been used in Samsung’s 
mobile phone to drive the OLED, one difficult 
technological challenge for LTPS TFTs is to develop high 
performance devices that are useful for both pixel and 
display circuits. Pixel TFTs need to operate at high 
voltages with low gate-leakage currents, to drive the liquid 
crystal. In contrast, high-speed display circuits require 
TFTs to operate at low voltages and high drive currents, 
with a low threshold voltage (Vth).  
Fundamental challenge is also in the OTFT area. In 
spite of many advantages of OTFT such as light- 
transparency, low thermal budget, fast processing, energy 
saving, and environment friendly, conventional OTFTs 
still require a high operating voltage and show a poor SS, 
which detracts from their suitability in integrated circuit 
operations [15]-[17].   
In this report we used high- gate dielectric [34]-[42] 
for LTPS TFTs which show a high breakdown voltage and 
transistor drive current at 5 V. In addition to the very 
high- (~23), the high-LaAlO3 has good device 
reliability of low Bias-Temperature Instability among 
high- CMOS devices. The performance is due to the 
 4 
deposition rate of 0.5 Å /s at 70
o
C under a pressure of 3×
10
-6
 torr. Finally, 50 nm thick Au was deposited on 
penacene as the source/drain electrode. The device has a 
channel length and width of 80 and 2000 m, respectively. 
In addition, Au directly deposited on HfLaO/TaN was 
fabricated to analyze the dielectric properties, with 200×
200 μm2 capacitor area.  
The RRAM devices were integrated into VLSI 
backend with thick 200-nm isolation SiO2 on Si substrate 
to mimic its application on glass substrate. Then 100 nm 
TaN was deposited by PVD, which is similar to the 
bottom-gate OTFT. After patterning the TaN electrode, the 
8.5-nm-thick high-κ Hf0.38O0.39N0.23 (HfON) film with 
different N2/O2 ratio was deposited on TaN/SiO2/Si using 
PVD. Here the compositions were characterized by x-ray 
photoelectron spectroscopy (XPS) measurements. The 
HfOx control sample was also fabricated for performance 
comparison. After that, a second high-κ layer of 
7.5-nm-thick GeOx was covered to form the GeOx/HfON 
bi-layer dielectric structure. Finally, the 50-nm-thick Ni 
was deposited and patterned as top electrode by a metal 
mask with an area of 11300 μm2. The target 
Ni/GeOx/HfON/TaN, control Ni/GeOx/HfOx/TaN, and 
another control Ni/HfON/TaN metal-insulator-metal 
(MIM) devices were fabricated for comparison and 
investigate the role of GeOx and HfOx in RRAM devices. 
The fabricated devices were characterized using an 
HP4156C semiconductor parameter analyzer for I-V 
measurements and an HP4284A precision LCR meter for 
C-V measurements under air ambient. 
 
五、研究方法及成果     
 
(A). high-LTPS TFT:   
For high- LaAlO3 LTPS TFT, the output 
characteristics are shown in Fig. 1. The large drive current 
of 21 A/m, at a drain voltage of 5 V, is attractive for 
high-speed display ICs, since the circuit speed inversely 
proportional to the drive current. This good performance is 
related to the high gate-capacitance of 3.9×10
-7
 F/cm
2
 from 
gate dielectric C-V measurements, which gives a small 
EOT of 8.7 nm at a  value of ~22.5. This is the thinnest 
reported EOT for LTPS TFTs so far. Therefore, our device 
design provides an alternative way to create high drive 
current, along with existing approaches such as 
excimer-laser crystallization (ELC) [8]-[10], metal- 
induced lateral crystallization [11] and electric field 
enhanced crystallization [12]. Good uniformity is also 
obtained due to the furnace crystallization, in contrast with 
the narrow process window and poor uniformity in 
ELC-formed TFTs, where large surface roughness 
variation is due to the ELC process.  
0 1 2 3 4 5
0.0
0.5
1.0
1.5
2.0
2.5
V
G
=5 V
V
G
=3 V
D
ra
in
 C
u
rr
e
n
t 
(m
A
)
Drain Voltage (V)
V
G
=1 V
Unhydrogenated poly-Si TFT
W/L=100 m/4 m
 
Fig. 1.Output characteristics (Id-Vd) for a LaAlO3 gate 
dielectric poly-Si TFT. 
 
The Id-Vg characteristics of a representative 
high-LTPS TFT are shown in Fig. 2. The Vth is 1.2 V 
with a SS of 0.31 V/decade. Such low Vth is required for 
low power circuit operation. This low SS indicates a low 
interface trap density. This is consistent with the good 
electron field-effect mobility of 40 cm
2
/Vs that was plotted 
in Fig. 2. This is because the sputtering and subsequent 
400
o
C oxidation also oxidized the poly-Si surface. 
Although this is the undesired feature in high- CMOS to 
lower down the EOT, the slight oxidation of poly-Si can 
give a good high-/poly-Si interface and hence improve 
the mobility and SS. The Ion/Ioff ratio of the high- LaAlO3 
TFT is 1.5×10
6
, even without performing hydrogen 
passivation.  
 
-4 -2 0 2 4
10
-11
10
-9
10
-7
10
-5
10
-3
0
20
40
60
80
V
d
=1 V
F
ie
ld
 E
ffe
c
t M
o
b
ility
 (c
m
2/V
.s
)
D
ra
in
 C
u
rr
e
n
t 
(A
)
Gate Voltage (V)
Unhydrogenated poly-Si TFT
W/L=100 m/4 m
V
d
=0.1 V
Fig. 2. The transfer characteristics (Id-Vg) of a high- 
LaAlO3 gate dielectric poly-Si TFT at Vds = 1 V and 0.1 V 
for the drain current and for the field-effect mobility, 
respectively. 
 
Fig. 3 shows the field dependence of the gate current 
density and gate voltage. A high gate dielectric breakdown 
voltage of 31-32 V was obtained in this high- gate 
 6 
(B). high-OTFT:   
We further implanted the high-dielectric for OTFT. 
Figures 5(a) and 5(b) shows the C-V and J-V 
characteristics of Au/HfLaO/TaN capacitors, respectively. 
A low leakage current of 5.1×10-7 A/cm2 at 2 V was 
measured even at a capacitance density as high as 950 
nF/cm
2
. This gives very small EOT of 3.6 nm and a high- 
value of 21.7. Such small leakage current at 2 V is even 
better than the previous high- LaAlO3 poly-Si TFT at a 
lower capacitance density of 390 nF/cm
2
 (8.7 nm EOT) 
under a higher 400
o
C for 30 min annealing, which shows 
the merit of HfLaO dielectric especially useful for low 
thermal budget process.   
  
 
-3 -2 -1 0 1 2 3
0
1
2
3
4
5
6
7
8
9
10
11
12
 C
a
p
a
n
c
it
a
n
c
e
 d
e
n
s
it
y
 (
fF
/u
m
2
)
 Volatage(V)
(b)
 
(a) 
 
-3 -2 -1 0 1 2 3
10
-9
10
-8
10
-7
10
-6
10
-5
10
-4
 C
u
rr
e
n
t 
d
e
n
s
it
y
 (
A
/c
m
2
)
 Volatage(V)
(a) (b) 
Fig. 5. (a) C-V and (b) J-V characteristics of control 
Au/HfLaO/TaN capacitors fabricated with the OTFT at the 
same time. The insert in (a) is the schematic diagram of 
the high-HfLaO/pentacene OTFTs. 
 
Figure 6 shows the output characteristics of the 
high- HfLaO/pentacene OTFT. In spite of the low 
process temperature, the OTFT is only available for 
hole-conduction p-type MOSFET, where the low hole 
mobility is the disadvantage compared with LTPS TFT. 
Well-behaved ID-VD characteristics were measured, and 
even suitable for a small operation voltage of 2.0 V. Such 
low voltage operation is the trend to reduce the power 
consumption (ID×VD) for ICs. This is especially important 
for OTFT-based display, since the power reduction is the 
general trend for all electronic devices to lower power and 
energy consumption. 
 
 
0.0 -0.5 -1.0 -1.5 -2.0
0
-1
-2
-3
-4
-5
I D
 (

A
) 
V
D
 (V)
V
G
  =- 1V
V
G
  =- 1.5V
V
G
  =- 2V
 
Fig. 6. Output characteristics (ID-VD) for HfLaO gate 
dielectric OTFT. The current conduction is ruled by holes 
in this p-type inversion-mode MOSFET. 
 
Figure 7 shows the ID-VG characteristics of the 
HfLaO/pentacene OTFT. The mobility and VT were also 
shown in Fig. 7 from the –ID
1/2
 vs. VG plot. The device 
show a record low SS of 0.08 V/decade, small VT of -1.3 V, 
good FE of 0.73 cm
2
/Vs and high Ion/Ioff ratio of 1.2×10
5
. 
To analyze such low SS, we have examined the following 
relation:   
)1(10ln
i
itdep
C
CC
q
KT
SS


     (1),            
where Cdep is depletion capacitance density of pentacene, 
Cit is the capacitance density from charged interface traps 
and Ci is the gate capacitance density. Here the SS controls 
the important voltage swing of a transistor from off to on, 
which should be as low as possible for high speed and low 
voltage operation. Our devices show the lowest reported 
SS of only 0.08 V/decade among the best reported poly-Si 
TFTs [1]-[14] and OTFTs [15]-[17]. The very small SS is 
even close to theoretical minimum value of 0.06 V/decade 
at room temperature. Such excellent result is attributed to 
the very high Ci of 950 nF/cm
2
 or small EOT of only 3.6 
nm, using the low temperature process friendly and 
advanced high-HfLaO dielectric. The higher value is 
also important to increase the gate capacitance density and 
lower the desired small SS.  
 
 
SiO2 
TaN 
gate 
Au Au 
 
Silicon 
 pentacene 
HfLaO 
 
 8 
The using highly defective HfON is important to 
reach RRAM function. Figure 9 shows the swept I-V curve 
of Ni/GeOx/HfOx/TaN device, where only HfON is 
replaced by the same thickness of HfOx. Although similar 
device structure was used, the Ni/GeOx/HfOx/TaN device 
does not have memory function at all. In sharp contrast, 
the simple layer high-κ Ni/HfOx/TaN device showed 
RRAM functions, but the currents are too high for large 
array memory applications. It is noticed that the 
self-compliance set/reset currents were also obtained and 
similar to those of Ni/GeOx/HfON/TaN RRAM devices in 
Fig. 8. This result suggests the important role of HfOx for 
self-compliance currents, where such functions are useful 
to simplify the device operation and circuit design of large 
memory array.  
 
 
-7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7
10
-14
10
-12
10
-10
10
-8
10
-6
10
-4
10
-2
4
32
No Resistance Window 
 Ni/HfON/TaN
 Ni/GeO
X
/HfO
X
/TaN
 
A
b
s
.(
I)
 (
A
)
 
Voltage (V)
1
 
Fig. 9. Control Ni/GeOx/HfOx/TaN and Ni/HfOx/TaN with 
the similar structure as Fig. 8. 
 
The good set/reset current distribution is vitally 
important for memory array. Good current distribution is 
shown in Fig. 10 that is related to the important 
self-compliance property and low switching current by 
hopping mechanism [33], [43]. 
 
 
-3 -2 -1 0 1 2 3 4 5
0
20
40
60
80
100 Device To Device
V
RESET
 
C
u
m
u
la
ti
v
e
 p
ro
b
a
b
il
it
y
 (
%
)
 Operation Voltage (V)
 
 
V
SET
Fig. 10. Distribution of Ni/GeOx/HfON/TaN devices. 
六、結論與討論 
     
We have fabricated and characterized high 
performance LTPS TFTs that incorporate high- LaAlO3 
as the dielectric - this provides good dielectric properties 
such as a high breakdown field, low leakage current and 
low charge trapping rate. These devices exhibit excellent 
electrical characteristics and high current drive, even 
without hydrogenation passivation or excimer laser 
crystallization process steps. Using high- HfLaO gate 
dielectric and processed at lower temperature, the low 
voltage OTFTs exhibit good electrical characteristics such 
as record low SS of 0.08 V/decade, small VT, high 
performance of large normalized derive current, and a low 
voltage operation of 2 V. For integrated memory device, 
the high- Ni/GeOx/HfON/TaN RRAM shows excellent 
performance of ultra-low set/reset powers (0.3 W/0.6 nW) 
that are useful for TFT-based logic-memory functions. 
 
七、References 
[1] T. Nishibe, “Low-temperature poly-Si TFT by 
excimer laser annealing,” Mat. Res. Soc. Symp. Proc. 
vol. 685E, p. D6.1.1-D6.1.5, 2001. 
[2] C. A. Dimitriadis, P. Coxon, L. Dozsa, L. 
Papaddimitrious, and N. Economou, “Performance 
of thin film transistors on polysilicon films grown by 
LPCVD at various conditions,” IEEE Trans. 
Electron Devices, vol. 39, pp. 598–606, Mar. 1992. 
[3] C. H. Tseng, T. K. Chang, F. T. Chu, J. M. Shieh, B. 
T. Dai, H. C. Cheng, and A. Chin, “Investigation of 
inductively coupled plasma gate oxide on low 
temperature polycrystalline-silicon thin film 
transistors,” IEEE Electron Device Lett. 23, pp. 
333-335, June 2002. 
[4] Y. W. Choi, J. N. Lee, T. W. Jang, and B. T. Ahn, 
“Thin-film transistors fabricated with poly-Si films 
crystallized at low temperature by microwave 
annealing,” IEEE Electron Device Lett., vol. 20, pp. 
2-4, Jan. 1999. 
[5] C. W. Lin, M. Z. Yang, C. C. Yeh, L. J. Cheng, T. 
Y. Huang, H. C. Cheng, H. C. Lin, T. S. Chao, C. Y. 
Chang, “Effects of plasma treatments, substrate 
types, and crystallization methods on performance 
and reliability of low temperature polysilicon TFTs” 
in IEDM Tech. Dig., 1999, p. 305-308. 
[6] K. M. Chang, W. C. Yang, and C. P. Tsai, 
”Electrical characteristics of low temperature 
polysilicon TFT with a novel TEOS/oxynitride stack 
gate dielectric,” IEEE Electron Device Lett., vol. 24, 
pp. 512-514, Aug. 2003. 
[7] Z. Jin, H. S. Kwok, and M. Wong, 
“High-performance polycrystalline SiGe thin-film 
transistors using Al2O3 gate insulators,” IEEE 
Electron Device Lett., vol. 19, pp. 502-504, Dec. 
1998. 
 10 
[31] D. Choi, D. Lee, H. Sim, M. Chang, and H. Hwang, 
“Reversible resistive switching of SrTiOx thin films 
for nonvolatile memory applications,” Appl. Phys 
Lett., vol. 88, pp. 082904 (3 pages), Feb. 2006. 
[32] H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. 
Wang, P. J. Tzeng, and C. H. Lin, F. Chen, C. H. 
Lien, and M.-J. Tsai, “Low power and high speed 
bipolar switching with a thin reactive Ti buffer layer 
in robust HfO2 based RRAM,” in IEDM Tech. Dig., 
2008, pp. 297-300. 
[33] C. H. Cheng, Albert Chin and F. S. Yeh, “Novel 
ultra-low power RRAM with good endurance and 
retention,” in Symp. on VLSI Tech. Dig., 2010, pp. 
85-86. 
[34] D. S. Yu, A. Chin, C. C. Laio, C. F. Lee, C. F. 
Cheng, W. J. Chen, C. Zhu, M.-F. Li, S. P. 
McAlister, and D. L. Kwong, “3D GOI CMOSFETs 
with novel IrO2(Hf) dual gates and high-
on 1P6M- -CMOS,” in IEDM Tech. Dig., 
2004, pp. 181-184. 
[35] D. S. Yu , K. C. Chiang, C. F. Cheng, A. Chin, C. 
Zhu, M. F. Li, and Dim-Lee Kwong, “Fully silicided 
NiSi:Hf/ LaAlO3/ smart-cut-Ge-on-insulator 
n-MOSFETs with high electron mobility” IEEE 
Electron Device Lett. 25, pp. 559-561, Aug. 2004. 
[36] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. 
X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, 
“Very low defects and high performance 
Ge-on-insulator p-MOSFETs with Al2O3 gate 
dielectrics,” in Symp. on VLSI Tech., 2003, pp. 
119-120. 
[37] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. 
J. Chen, “High quality La2O3 and Al2O3 gate 
dielectrics with equivalent oxide thickness 5-10Å,” 
in Symp. on VLSI Tech. Dig., 2000, pp. 16-17. 
[38] S. Zhu, H. Y. Yu, S. J. Whang, J. H. Chen, C. Shen, 
C. Zhu, S. J. Lee, M. F. Li, DSH Chan, W. J. Yoo, A. 
Du, C. H. Tung, J. Singh, A. Chin, and D. L. Kwong, 
“Schottky-Barrier Source/Drain MOSFETs with 
High-K Gate Dielectrics and Metal Gate Electrode,” 
IEEE Electron Device Lett., vol. 25, pp. 268-270, 
May 2004. 
[39] X. P. Wang, C. Shen, M.-F. Li, H. Y. Yu, Y. Sun, Y. 
P. Feng, A. Lim, H. W. Sik, A. Chin, Y. C. Yeo, P. 
Lo, and D. L. Kwong, “Dual metal gates with 
band-edge work functions on novel HfLaO high-  
gate dielectric,” in VLSI Symp. Tech. Dig., 2006, pp. 
12–13. 
[40] C. H. Wu, B. F. Hung, A. Chin, S. J. Wang, X. P. 
Wang, M.-F. Li, C. Zhu, Y. Jin, H. J. Tao, S. C. 
Chen, and M. S. Liang, “High temperature stable 
[Ir3Si-TaN]/HfLaON CMOS with large 
work-function difference,” in IEDM Tech. Dig., 
2006, pp. 617–620. 
[41] X. P. Wang, H. Y. Yu, M.-F. Li, C. X. Zhu, S. 
Biesemans, A. Chin, Y. Y. Sun, Y. P. Feng, A. Lim, 
Y.-C. Yeo, W. Y. Loh, G. Q. Lo, and D.-L. Kwong, 
“Wide Vfb and Vth tunability for metal-gated MOS 
devices with HfLaO gate dielectrics,” IEEE Electron 
Device Lett., 28, pp. 258-260, Apr. 2007. 
[42] D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. 
Wang, W. J. Yoo, B. F. Hung and S. P. McAlister, 
“Lanthanide and Ir-based dual metal-gate/HfAlON 
CMOS with large work-function difference,” in 
IEDM Tech. Dig., 2005, pp. 649-652. 
[43] A. Chin, K. Lee, B. C. Lin, and S. Horng, 
“Picosecond photoresponse of carriers in Si 
ion-implanted Si,” Appl. Phys. Lett. vol. 69, pp. 
653-655, May 1996. 
 
八、發表著作 
 
1. C. C. Liao, T. C. Ku, M. H. Lin, L. Zeng, J. F. Kang, 
X. Y. Liu, and Albert Chin, “Metal-Gate/High-κ/Ge 
nMOS at Small CET with Higher Mobility than 
SiO2/Si at Wide Range Carrier Densities,” IEEE 
Electron Device Lett., vol. 33, pp. 35-37,  . 2013. 
2. Z. W. Zheng,  C. H. Cheng, K. I. Chou, M. Liu, 
and Albert Chin, “Improved current distribution in 
resistive memory on flexible substrate using 
nitrogen-rich TaN electrode,” Appl. Phys. Lett., vol. 
101, p. 243507 (3 pages), 2013. 
3. Z. W. Zheng, T. C. Ku, M. Liu, and Albert Chin, 
“Ohmic contact on n-type Ge using Yb-germanide,” 
Appl. Phys. Lett., vol. 101, p. 223501 (3 pages), 
2012. 
4. C. Y. Tsai, and Albert Chin, “High-Performance 
Charge-Trapping Flash Memory Device With an 
Ultrathin 2.5-nm Equivalent-Si3N4-Thickness 
Trapping Layer,” IEEE Trans. Electron Device, vol. 
59, pp. 252-254, Jan. 2012. 
5. C. H. Cheng, P. C. Chen, Y. H. Wu, F. S. Yeh, and 
Albert Chin, “Long Endurance Nano-Crystal TiO2 
Resistive Memory Using TaON Buffer Layer,” 
IEEE Electron Device Lett., vol. 32, pp. 1749-1751, 
Dec. 2011.  
6. D. R. Islamov, V. A. Gritsenko, A. V. Rzhanov, C. 
H. Cheng, and Albert Chin, “Bipolar Conductivity in 
Amorphous HfO2,” Appl. Phys. Lett., vol. 99, p. 
072109 (3 pages), Aug. 2011. 
7. C. H. Cheng, F. S. Yeh and Albert Chin, 
“Low-Power High-Performance Non-Volatile 
Memory on Flexible Substrate with Excellent 
Endurance,” Adv. Mater., vol. 23, Issue 7, pp. 
902-905, Feb. 15, 2011.  (Impact Factor = 10.857). 
8. W. B. Chen, B. S. Shie and Albert Chin, “Higher 
Gate Capacitance Ge n-MOSFETs Using Laser 
Annealing,” IEEE Electron Device Lett., vol. 32, pp. 
449-451, April 2011. 
9. C. Y. Tsai, T. H. Lee, and Albert Chin, 
“Arsenic-Implanted HfON Charge-Trapping Flash 
Memory with Large Memory Window and Good 
Retention,” IEEE Electron Device Lett., vol. 32, pp. 
381-383, March 2011. 
10. C. H. Cheng, Albert Chin and F. S. Yeh, “Ultra-Low 
Switching Energy Ni/GeOx/HfON/TaN RRAM,” 
1 
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                             日期： 101 年 11 月 07 日 
                                 
一、參加會議經過 
  本次受邀參加 IEEE 舉辦的 International Conference on Solid Stale and Integrated 
Circuit Technology(ICSICT)「國際固態及積體電路技術會議」，本會議的時間為 10月 29
日至 11 月 1 日於大陸西安舉行，本會議為 IEEE 在亞洲支持主辦的最主要的固態電子
元件會議，其重要性超過任何在日本及韓國的相關會議。由於此會議的重要性，美歐
重量級人士皆會參與，因此我們 IEEE Electron Devices Society亦在西安於 10月 28日
計畫編號 NSC 99－2923－E－009－001－MY3 
計畫名稱 高效能薄膜電晶體和以薄膜電晶體為基底之非揮發性記憶體元件 
出國人員
姓名 
荊鳳德 
服務機構
及職稱 
國立交通大學電子工程系教授 
會議時間 
101年 10 月 27 日
至 
101年 11月 02日 
會議地點 中國，陝西省，西安市  
會議名稱 
(中文)「國際固態及積體電路技術會議」及「奈米互補式電晶體技術之
討論會議」 
(英文) “International Conference on Solid Stale and Integrated Circuit 
Technology (ICSICT)” and “IEEE EDS Mini- Colloquium on Nanometer 
CMOS Technology” 
發表論文
題目 
(中文) 具有小等效氧化層厚度和更佳高場遷移率的先進金屬閘極/高
介電 CMOS 
(英文) Advanced Metal-Gate/High-κ CMOS with Small EOT and Better 
High Field Mobility 
3 
 
請來報告。本Mini- Colloquium on Nanometer CMOS Technology會議於下午 5:30結束，
共舉行 9 個小時，其中西安電子大學郝副校長全程參與，他亦為隔日（星期一）開始
的「IEEE國際固態及積體電路技術會議」的大會主席。 
 
三、考察參觀活動(無是項活動者略) 
  本次「IEEE國際固態及積體電路技術會議」共舉行四天，除了邀請歐美日台韓等
知名人士演講目前最先進的電子元件技術，亦於星期二舉辦兩場 Panel Session，第一個
Panel Session探討重要主題 High mobility channel for 10nm node and beyond”，其主題為
未來 2017年後（四年後）以新技術來取代已用 60幾年的矽半導體，於 10奈米及更小
7奈米的電晶體。受邀人士包含馬佐平院士、SEMATE CH之副總，IBM技術長、德國
創新研發中心的經理、Purdue University Prof. Peter Ye，台灣代表為我本人，香港代表
為香港科技大學 Kevin Chan教授等，我們預測此新技術將於近 2020年，Si CMOS達
微縮極限後，用於未來 10~7 奈米電晶體 IC。因此未來電晶體研發將近 2030 年，而馬
佐平院士發明之 Unipolar Inverter 可能為未來 IC 的重要關鍵技術，馬院士亦邀請我們
參與此研究。另一 Panel Session 2 為 Finding the Innovative Strategy for China 
Microelectronic Industries，主要 Panelist為大陸主要半導體 IC廠商高層，由於我在 Panel 
Discussion 1無法了解探討的主題，然而此次西安大會的重要消息乃為韓國三星電子投
資七十億美元，於西安正在蓋全世界最先進的 12 吋快閃記憶廠，其主要技術為次 20
奈米到 10 奈米最先進的快閃記憶體技術，並計畫於 2014 年（一年後）開始量產。此
新技術將對大陸半導體有重大的變革，邁入全世界最先進的技術，對台灣、日本及歐
Travel Report 
Taiwan-Japan Workshop on “Nano Devices” 
「國科會」(National Science Council)和「日本科學技術部」(Japan Science and 
Technology Agency)推行「台灣-日本」合作計畫，在過去兩年來每年已推動 3~4
件合作案，而我們有幸和 Toshihiko Kanayama, Vice President General Director of 
National Advanced Institute Science & Technology (AIST, 「國家先進科學及技術研
究所」)有一共同合作計畫，因此受邀至日本參訪，並於 Taiwan-Japan Workshop on 
Nano Device報告共同合作的成果。 
因為日本行程從 3月 1日起，我們需於 2月 28日國定假日坐飛機至日本，
由於當日氣候不佳，我們到達日本時已遲了半個多小時，經坐車至旅館，已近晚
上 9點。而正式參訪行程於 3月 1日星期二早上 9點開始，首站則訪問日本「國
家先進科學及技術研究所」。此研究所過去曾執行近 10年的Millennium Research 
for Advanced Information Technology (MIRAI, 「千禧年先進資訊研究計畫」，其
包含了日本東京大學優秀學者，如 Akira Toriumi, S. Takagi, Hiramoto等，因研究
成果極佳而聞名世界。目前 MIRAI 計畫已經結束，因此尋求未來重大突破之計
畫已為當務之急。我們和 Kanayama副總合作之「低耗能薄膜電子」即符合未來
節能的方向，這也就是為何 AIST副總有興趣和我們合作之因。於 AIST聽取簡
報後，我們並應邀參觀日本學術界最先進的 12 吋製程超潔淨實驗室，此實驗室
有完整之 IC製程設備，並可製造出 32~22奈米級的 12吋晶圓。而於未來半導體
之研發，能源方面之突破更為重要，其中包含了節能 IC 及能源生產的技術。於
當日下午，我們則拜訪了 National Institute for Materials Science (NIMS, 國家材料
國科會補助計畫衍生研發成果推廣資料表
日期:2013/01/02
國科會補助計畫
計畫名稱: 高效能薄膜電晶體和以薄膜電晶體為基底之非揮發性記憶體元件
計畫主持人: 荊鳳德
計畫編號: 99-2923-E-009-001-MY3 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
In this project, we have teamed up with AIST to develop the new TFT 
devices. We are currently working on the potential joint IP with AIST.
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
