INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojin/project_10/project_10.srcs/sim_1/new/majority_of_five1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five1
INFO: [VRFC 10-311] analyzing module majority_of_five2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojin/project_10/project_10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
