<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 31 16:41:54 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17346</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4521</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>30.109(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.787</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11703/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.613</td>
</tr>
<tr>
<td>2</td>
<td>11.432</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11673/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.968</td>
</tr>
<tr>
<td>3</td>
<td>11.432</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11583/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.968</td>
</tr>
<tr>
<td>4</td>
<td>11.979</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11643/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.421</td>
</tr>
<tr>
<td>5</td>
<td>11.979</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11613/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.421</td>
</tr>
<tr>
<td>6</td>
<td>13.313</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11704/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>30.087</td>
</tr>
<tr>
<td>7</td>
<td>13.349</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11587/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>30.051</td>
</tr>
<tr>
<td>8</td>
<td>13.519</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11677/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.881</td>
</tr>
<tr>
<td>9</td>
<td>13.619</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11675/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.781</td>
</tr>
<tr>
<td>10</td>
<td>13.619</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11585/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.781</td>
</tr>
<tr>
<td>11</td>
<td>13.680</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11617/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.720</td>
</tr>
<tr>
<td>12</td>
<td>13.788</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11705/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.612</td>
</tr>
<tr>
<td>13</td>
<td>13.876</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11678/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.524</td>
</tr>
<tr>
<td>14</td>
<td>14.034</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[1]_ins11618/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.366</td>
</tr>
<tr>
<td>15</td>
<td>14.039</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11708/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.361</td>
</tr>
<tr>
<td>16</td>
<td>14.175</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11707/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.225</td>
</tr>
<tr>
<td>17</td>
<td>14.218</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11523/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.182</td>
</tr>
<tr>
<td>18</td>
<td>14.260</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11676/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.140</td>
</tr>
<tr>
<td>19</td>
<td>14.260</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11616/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.140</td>
</tr>
<tr>
<td>20</td>
<td>14.328</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11584/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.072</td>
</tr>
<tr>
<td>21</td>
<td>14.336</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11674/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.064</td>
</tr>
<tr>
<td>22</td>
<td>14.336</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11644/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.064</td>
</tr>
<tr>
<td>23</td>
<td>14.336</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11614/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.064</td>
</tr>
<tr>
<td>24</td>
<td>14.510</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11524/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.890</td>
</tr>
<tr>
<td>25</td>
<td>14.563</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11647/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.837</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.565</td>
<td>u_wts_core/u_wts_register/sram_d[1]_ins12146/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11355/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11776/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11775/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>3</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11767/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11766/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[5]_ins12142/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11351/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11772/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[6]_ins11771/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11762/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11761/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11744/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11743/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11719/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11742/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11741/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>10</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[4]_ins11727/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11726/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>11</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11721/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>12</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11717/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11716/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>13</td>
<td>0.602</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11723/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11722/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins11332</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins11334</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11339</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11347</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11363</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11395</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11460</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11588</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11936</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12456</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11703</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/COUT</td>
</tr>
<tr>
<td>28.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/CIN</td>
</tr>
<tr>
<td>28.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/SUM</td>
</tr>
<tr>
<td>30.906</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/I1</td>
</tr>
<tr>
<td>31.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/F</td>
</tr>
<tr>
<td>31.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/F</td>
</tr>
<tr>
<td>35.505</td>
<td>3.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11703/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11703/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11703</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11703</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.339, 31.703%; route: 21.815, 66.892%; tC2Q: 0.458, 1.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11673</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/COUT</td>
</tr>
<tr>
<td>28.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/CIN</td>
</tr>
<tr>
<td>28.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/SUM</td>
</tr>
<tr>
<td>30.906</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/I1</td>
</tr>
<tr>
<td>31.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/F</td>
</tr>
<tr>
<td>31.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/F</td>
</tr>
<tr>
<td>34.861</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11673/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11673/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11673</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11673</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.339, 32.341%; route: 21.171, 66.225%; tC2Q: 0.458, 1.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11583</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/COUT</td>
</tr>
<tr>
<td>28.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/CIN</td>
</tr>
<tr>
<td>28.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/SUM</td>
</tr>
<tr>
<td>30.906</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/I1</td>
</tr>
<tr>
<td>31.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/F</td>
</tr>
<tr>
<td>31.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/F</td>
</tr>
<tr>
<td>34.861</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11583/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11583/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11583</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11583</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.339, 32.341%; route: 21.171, 66.225%; tC2Q: 0.458, 1.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11643</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/COUT</td>
</tr>
<tr>
<td>28.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/CIN</td>
</tr>
<tr>
<td>28.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/SUM</td>
</tr>
<tr>
<td>30.906</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/I1</td>
</tr>
<tr>
<td>31.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/F</td>
</tr>
<tr>
<td>31.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/F</td>
</tr>
<tr>
<td>34.314</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11643/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11643/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11643</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11643</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.339, 32.905%; route: 20.624, 65.637%; tC2Q: 0.458, 1.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11613</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/COUT</td>
</tr>
<tr>
<td>28.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/CIN</td>
</tr>
<tr>
<td>28.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14379/SUM</td>
</tr>
<tr>
<td>30.906</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/I1</td>
</tr>
<tr>
<td>31.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17294/F</td>
</tr>
<tr>
<td>31.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16889/F</td>
</tr>
<tr>
<td>34.314</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11613/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11613/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11613</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11613</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.339, 32.905%; route: 20.624, 65.637%; tC2Q: 0.458, 1.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11704</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.745</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/SUM</td>
</tr>
<tr>
<td>30.034</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/I1</td>
</tr>
<tr>
<td>31.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11704/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11704/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11704</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11704</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.933, 33.014%; route: 19.696, 65.463%; tC2Q: 0.458, 1.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11587</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>26.972</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/I1</td>
</tr>
<tr>
<td>27.522</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/COUT</td>
</tr>
<tr>
<td>27.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/CIN</td>
</tr>
<tr>
<td>28.050</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/SUM</td>
</tr>
<tr>
<td>28.469</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/I1</td>
</tr>
<tr>
<td>29.291</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/F</td>
</tr>
<tr>
<td>32.944</td>
<td>3.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11587/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11587/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11587</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11587</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.621, 32.015%; route: 19.972, 66.459%; tC2Q: 0.458, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11677</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>26.972</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/I1</td>
</tr>
<tr>
<td>27.522</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/COUT</td>
</tr>
<tr>
<td>27.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/CIN</td>
</tr>
<tr>
<td>28.050</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/SUM</td>
</tr>
<tr>
<td>28.469</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/I1</td>
</tr>
<tr>
<td>29.291</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/F</td>
</tr>
<tr>
<td>32.774</td>
<td>3.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11677/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11677/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11677</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11677</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.621, 32.198%; route: 19.802, 66.268%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11675</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/I1</td>
</tr>
<tr>
<td>27.862</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/COUT</td>
</tr>
<tr>
<td>27.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/CIN</td>
</tr>
<tr>
<td>27.919</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/COUT</td>
</tr>
<tr>
<td>27.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/CIN</td>
</tr>
<tr>
<td>28.447</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/SUM</td>
</tr>
<tr>
<td>28.866</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16887/I1</td>
</tr>
<tr>
<td>29.688</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16887/F</td>
</tr>
<tr>
<td>32.674</td>
<td>2.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11675/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11675/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11675</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11675</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.678, 32.497%; route: 19.645, 65.964%; tC2Q: 0.458, 1.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11585</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/I1</td>
</tr>
<tr>
<td>27.862</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/COUT</td>
</tr>
<tr>
<td>27.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/CIN</td>
</tr>
<tr>
<td>27.919</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/COUT</td>
</tr>
<tr>
<td>27.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/CIN</td>
</tr>
<tr>
<td>28.447</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/SUM</td>
</tr>
<tr>
<td>28.866</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16887/I1</td>
</tr>
<tr>
<td>29.688</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16887/F</td>
</tr>
<tr>
<td>32.674</td>
<td>2.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11585/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11585/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11585</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11585</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.678, 32.497%; route: 19.645, 65.964%; tC2Q: 0.458, 1.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11617</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>26.972</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/I1</td>
</tr>
<tr>
<td>27.522</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/COUT</td>
</tr>
<tr>
<td>27.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/CIN</td>
</tr>
<tr>
<td>28.050</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/SUM</td>
</tr>
<tr>
<td>28.469</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/I1</td>
</tr>
<tr>
<td>29.291</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/F</td>
</tr>
<tr>
<td>32.613</td>
<td>3.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11617/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11617/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11617</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11617</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.621, 32.372%; route: 19.641, 66.086%; tC2Q: 0.458, 1.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11705</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/I1</td>
</tr>
<tr>
<td>27.862</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/COUT</td>
</tr>
<tr>
<td>27.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/CIN</td>
</tr>
<tr>
<td>27.919</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/COUT</td>
</tr>
<tr>
<td>27.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/CIN</td>
</tr>
<tr>
<td>28.447</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/SUM</td>
</tr>
<tr>
<td>28.866</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16887/I1</td>
</tr>
<tr>
<td>29.688</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16887/F</td>
</tr>
<tr>
<td>32.505</td>
<td>2.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11705/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11705/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11705</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11705</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.678, 32.683%; route: 19.475, 65.769%; tC2Q: 0.458, 1.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11678</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16198/I0</td>
</tr>
<tr>
<td>26.471</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16198/F</td>
</tr>
<tr>
<td>26.889</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14373/I1</td>
</tr>
<tr>
<td>27.439</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14373/COUT</td>
</tr>
<tr>
<td>27.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/CIN</td>
</tr>
<tr>
<td>28.002</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/SUM</td>
</tr>
<tr>
<td>28.977</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16884/I1</td>
</tr>
<tr>
<td>30.076</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16884/F</td>
</tr>
<tr>
<td>32.417</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11678/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11678/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11678</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11678</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.932, 33.640%; route: 19.134, 64.807%; tC2Q: 0.458, 1.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[1]_ins11618</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16198/I0</td>
</tr>
<tr>
<td>26.471</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16198/F</td>
</tr>
<tr>
<td>26.889</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14373/I1</td>
</tr>
<tr>
<td>27.439</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14373/COUT</td>
</tr>
<tr>
<td>27.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/CIN</td>
</tr>
<tr>
<td>28.002</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/SUM</td>
</tr>
<tr>
<td>28.977</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16884/I1</td>
</tr>
<tr>
<td>30.076</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16884/F</td>
</tr>
<tr>
<td>32.259</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[1]_ins11618/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[1]_ins11618/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[1]_ins11618</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[1]_ins11618</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.932, 33.821%; route: 18.976, 64.618%; tC2Q: 0.458, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11708</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16198/I0</td>
</tr>
<tr>
<td>26.471</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16198/F</td>
</tr>
<tr>
<td>26.889</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14373/I1</td>
</tr>
<tr>
<td>27.439</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14373/COUT</td>
</tr>
<tr>
<td>27.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/CIN</td>
</tr>
<tr>
<td>28.002</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/SUM</td>
</tr>
<tr>
<td>28.977</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16884/I1</td>
</tr>
<tr>
<td>30.076</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16884/F</td>
</tr>
<tr>
<td>32.254</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11708/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11708/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11708</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11708</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.932, 33.827%; route: 18.971, 64.612%; tC2Q: 0.458, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11707</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>26.972</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/I1</td>
</tr>
<tr>
<td>27.522</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/COUT</td>
</tr>
<tr>
<td>27.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/CIN</td>
</tr>
<tr>
<td>28.050</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/SUM</td>
</tr>
<tr>
<td>28.469</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/I1</td>
</tr>
<tr>
<td>29.291</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/F</td>
</tr>
<tr>
<td>32.118</td>
<td>2.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11707/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11707/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11707</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11707</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.621, 32.920%; route: 19.146, 65.512%; tC2Q: 0.458, 1.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11523</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>477</td>
<td>R17C2[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359/Q</td>
</tr>
<tr>
<td>8.415</td>
<td>5.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n1_ins16037/I2</td>
</tr>
<tr>
<td>9.041</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n1_ins16037/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n3_ins15552/I0</td>
</tr>
<tr>
<td>9.190</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n3_ins15552/O</td>
</tr>
<tr>
<td>11.633</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17720/I2</td>
</tr>
<tr>
<td>12.732</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17720/F</td>
</tr>
<tr>
<td>14.021</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17665/I0</td>
</tr>
<tr>
<td>14.843</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17665/F</td>
</tr>
<tr>
<td>15.333</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17559/I0</td>
</tr>
<tr>
<td>16.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17559/F</td>
</tr>
<tr>
<td>17.241</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/counter_out[19]_ins17575/I0</td>
</tr>
<tr>
<td>18.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/counter_out[19]_ins17575/F</td>
</tr>
<tr>
<td>19.661</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17570/I1</td>
</tr>
<tr>
<td>20.483</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17570/F</td>
</tr>
<tr>
<td>21.308</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17352/I1</td>
</tr>
<tr>
<td>21.934</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17352/F</td>
</tr>
<tr>
<td>22.743</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins16982/I1</td>
</tr>
<tr>
<td>23.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins16982/F</td>
</tr>
<tr>
<td>23.571</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16900/I1</td>
</tr>
<tr>
<td>24.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16900/F</td>
</tr>
<tr>
<td>25.654</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins14307/I1</td>
</tr>
<tr>
<td>26.204</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins14307/COUT</td>
</tr>
<tr>
<td>26.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins14308/CIN</td>
</tr>
<tr>
<td>26.261</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins14308/COUT</td>
</tr>
<tr>
<td>26.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins14309/CIN</td>
</tr>
<tr>
<td>26.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins14309/COUT</td>
</tr>
<tr>
<td>26.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins14310/CIN</td>
</tr>
<tr>
<td>26.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins14310/COUT</td>
</tr>
<tr>
<td>26.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins14311/CIN</td>
</tr>
<tr>
<td>26.432</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins14311/COUT</td>
</tr>
<tr>
<td>26.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins14312/CIN</td>
</tr>
<tr>
<td>26.995</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins14312/SUM</td>
</tr>
<tr>
<td>27.485</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins17307/I1</td>
</tr>
<tr>
<td>28.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins17307/F</td>
</tr>
<tr>
<td>28.915</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins16899/I1</td>
</tr>
<tr>
<td>29.737</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins16899/F</td>
</tr>
<tr>
<td>32.075</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11523/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11523/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11523</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11523</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.052, 37.873%; route: 17.672, 60.557%; tC2Q: 0.458, 1.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11676</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/I1</td>
</tr>
<tr>
<td>27.862</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/COUT</td>
</tr>
<tr>
<td>27.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/CIN</td>
</tr>
<tr>
<td>28.390</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/SUM</td>
</tr>
<tr>
<td>28.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16886/I1</td>
</tr>
<tr>
<td>29.908</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16886/F</td>
</tr>
<tr>
<td>32.033</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11676/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11676/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11676</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11676</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.898, 33.967%; route: 18.784, 64.461%; tC2Q: 0.458, 1.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11616</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/I1</td>
</tr>
<tr>
<td>27.862</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/COUT</td>
</tr>
<tr>
<td>27.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/CIN</td>
</tr>
<tr>
<td>28.390</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14376/SUM</td>
</tr>
<tr>
<td>28.809</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16886/I1</td>
</tr>
<tr>
<td>29.908</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16886/F</td>
</tr>
<tr>
<td>32.033</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11616/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11616/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11616</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11616</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.898, 33.967%; route: 18.784, 64.461%; tC2Q: 0.458, 1.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11584</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.745</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/SUM</td>
</tr>
<tr>
<td>30.034</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/I1</td>
</tr>
<tr>
<td>31.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/F</td>
</tr>
<tr>
<td>31.965</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11584/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11584/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11584</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11584</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.933, 34.167%; route: 18.680, 64.256%; tC2Q: 0.458, 1.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11674</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.745</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/SUM</td>
</tr>
<tr>
<td>30.034</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/I1</td>
</tr>
<tr>
<td>31.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/F</td>
</tr>
<tr>
<td>31.957</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11674/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11674/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11674</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11674</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.933, 34.176%; route: 18.673, 64.247%; tC2Q: 0.458, 1.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11644</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.745</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/SUM</td>
</tr>
<tr>
<td>30.034</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/I1</td>
</tr>
<tr>
<td>31.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/F</td>
</tr>
<tr>
<td>31.957</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11644/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11644/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11644</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11644</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.933, 34.176%; route: 18.673, 64.247%; tC2Q: 0.458, 1.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11614</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>27.632</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/I1</td>
</tr>
<tr>
<td>28.182</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14377/COUT</td>
</tr>
<tr>
<td>28.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/CIN</td>
</tr>
<tr>
<td>28.745</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14378/SUM</td>
</tr>
<tr>
<td>30.034</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/I1</td>
</tr>
<tr>
<td>31.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16888/F</td>
</tr>
<tr>
<td>31.957</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11614/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11614/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11614</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11614</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.933, 34.176%; route: 18.673, 64.247%; tC2Q: 0.458, 1.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11524</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>477</td>
<td>R17C2[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11359/Q</td>
</tr>
<tr>
<td>8.415</td>
<td>5.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n1_ins16037/I2</td>
</tr>
<tr>
<td>9.041</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n1_ins16037/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n3_ins15552/I0</td>
</tr>
<tr>
<td>9.190</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector/n3_ins15552/O</td>
</tr>
<tr>
<td>11.633</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17720/I2</td>
</tr>
<tr>
<td>12.732</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17720/F</td>
</tr>
<tr>
<td>14.021</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17665/I0</td>
</tr>
<tr>
<td>14.843</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17665/F</td>
</tr>
<tr>
<td>15.333</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17559/I0</td>
</tr>
<tr>
<td>16.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17559/F</td>
</tr>
<tr>
<td>17.241</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/counter_out[19]_ins17575/I0</td>
</tr>
<tr>
<td>18.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/counter_out[19]_ins17575/F</td>
</tr>
<tr>
<td>19.661</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17570/I1</td>
</tr>
<tr>
<td>20.483</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17570/F</td>
</tr>
<tr>
<td>21.308</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17352/I1</td>
</tr>
<tr>
<td>21.934</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17352/F</td>
</tr>
<tr>
<td>22.743</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins16982/I1</td>
</tr>
<tr>
<td>23.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins16982/F</td>
</tr>
<tr>
<td>23.571</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16900/I1</td>
</tr>
<tr>
<td>24.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16900/F</td>
</tr>
<tr>
<td>25.654</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins14307/I1</td>
</tr>
<tr>
<td>26.204</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins14307/COUT</td>
</tr>
<tr>
<td>26.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins14308/CIN</td>
</tr>
<tr>
<td>26.261</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins14308/COUT</td>
</tr>
<tr>
<td>26.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins14309/CIN</td>
</tr>
<tr>
<td>26.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins14309/COUT</td>
</tr>
<tr>
<td>26.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins14310/CIN</td>
</tr>
<tr>
<td>26.375</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins14310/COUT</td>
</tr>
<tr>
<td>26.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins14311/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins14311/SUM</td>
</tr>
<tr>
<td>27.742</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[5]_ins16898/I1</td>
</tr>
<tr>
<td>28.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[5]_ins16898/F</td>
</tr>
<tr>
<td>31.782</td>
<td>3.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11524/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11524/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11524</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11524</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.579, 36.619%; route: 17.852, 61.795%; tC2Q: 0.458, 1.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11647</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>8.786</td>
<td>5.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/I1</td>
</tr>
<tr>
<td>9.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>145</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins16978/F</td>
</tr>
<tr>
<td>12.891</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/I1</td>
</tr>
<tr>
<td>13.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector/o_ins16179/F</td>
</tr>
<tr>
<td>15.979</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[1]_ins17300/F</td>
</tr>
<tr>
<td>18.806</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/I2</td>
</tr>
<tr>
<td>19.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17818/F</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/I1</td>
</tr>
<tr>
<td>19.987</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17819/O</td>
</tr>
<tr>
<td>21.450</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/I3</td>
</tr>
<tr>
<td>22.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins17434/F</td>
</tr>
<tr>
<td>23.292</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/I3</td>
</tr>
<tr>
<td>24.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17405/F</td>
</tr>
<tr>
<td>24.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/I2</td>
</tr>
<tr>
<td>25.423</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17023/F</td>
</tr>
<tr>
<td>25.846</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/I0</td>
</tr>
<tr>
<td>26.472</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16890/F</td>
</tr>
<tr>
<td>26.972</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/I1</td>
</tr>
<tr>
<td>27.522</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14374/COUT</td>
</tr>
<tr>
<td>27.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/CIN</td>
</tr>
<tr>
<td>28.050</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14375/SUM</td>
</tr>
<tr>
<td>28.469</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/I1</td>
</tr>
<tr>
<td>29.291</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16885/F</td>
</tr>
<tr>
<td>31.729</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11647/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11647/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11647</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11647</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.621, 33.364%; route: 18.757, 65.047%; tC2Q: 0.458, 1.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[1]_ins12146</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11355</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_register/sram_d[1]_ins12146/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[1]_ins12146/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11355/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11355/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11355</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11355</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11776</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11775</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11776/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11776/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11775/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11775/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11775</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11775</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11767</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11766</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11767/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11767/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11766/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11766/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11766</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11766</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[5]_ins12142</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11351</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>u_wts_core/u_wts_register/sram_d[5]_ins12142/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[5]_ins12142/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11351/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11351/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11351</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11351</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11772</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[6]_ins11771</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11772/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11772/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[6]_ins11771/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[6]_ins11771/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[6]_ins11771</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[6]_ins11771</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11762</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11761</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11762/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11762/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11761/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11761/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11761</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11761</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11744</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11743</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11744/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C13[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11744/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11743/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11743/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11743</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11743</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11719</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11719/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11719/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11719</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11719</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11742</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11741</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11742/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11742/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11741/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11741/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11741</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11741</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[4]_ins11727</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11726</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[4]_ins11727/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[4]_ins11727/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11726/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11726/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11726</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11726</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11721</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11721/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11721/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[11]_ins11720</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11717</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11716</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11717/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11717/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11716/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11716/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11716</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11716</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11723</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11722</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11723/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11723/Q</td>
</tr>
<tr>
<td>2.882</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11722/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11722/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11722</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11722</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12859/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_wts_core/u_wts_register/n5949_ins16771/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5949_ins16771/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12859/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12859</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[2]_ins12857/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_wts_core/u_wts_register/n5947_ins16769/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5947_ins16769/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[2]_ins12857/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12857</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[3]_1_ins16829/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[3]_1_ins16829/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[4]_ins11755</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[2]_1_ins16832/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[2]_1_ins16832/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11757</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[6]_ins12853/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_wts_core/u_wts_register/n5943_ins16767/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5943_ins16767/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[6]_ins12853/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[6]_ins12853</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[1]_1_ins16827/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[1]_1_ins16827/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[2]_ins11735</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[0]_1_ins16834/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[0]_1_ins16834/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11782</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/w_count_next[1]_1_ins16823/I0</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/w_count_next[1]_1_ins16823/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[2]_ins11712</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[1]_1_ins16835/I0</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[1]_1_ins16835/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11781</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/w_count_next[2]_1_ins16824/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/w_count_next[2]_1_ins16824/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[3]_ins11711</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[3]_1_ins16837/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[3]_1_ins16837/F</td>
</tr>
<tr>
<td>2.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11801</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>255</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n117_ins16938/I1</td>
</tr>
<tr>
<td>2.990</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n117_ins16938/F</td>
</tr>
<tr>
<td>2.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins11358</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins11332</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins11332/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins11332/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins11334</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins11334/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins11334/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11339</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11339/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11339/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11347</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11347/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11347/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11363</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11363/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11363/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11395</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11395/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11395/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11460</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11460/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11460/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11588</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11588/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11588/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11936</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11936/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11936/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12456</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12456/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10065/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10065/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12456/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1480</td>
<td>clk_3</td>
<td>10.787</td>
<td>1.958</td>
</tr>
<tr>
<td>477</td>
<td>ff_active[0]</td>
<td>13.443</td>
<td>5.899</td>
</tr>
<tr>
<td>255</td>
<td>ff_active[1]</td>
<td>10.787</td>
<td>7.764</td>
</tr>
<tr>
<td>252</td>
<td>ff_active[2]</td>
<td>16.601</td>
<td>5.763</td>
</tr>
<tr>
<td>145</td>
<td>o_29</td>
<td>10.787</td>
<td>3.863</td>
</tr>
<tr>
<td>133</td>
<td>o</td>
<td>15.170</td>
<td>4.204</td>
</tr>
<tr>
<td>102</td>
<td>o_615</td>
<td>16.490</td>
<td>4.188</td>
</tr>
<tr>
<td>101</td>
<td>o_613</td>
<td>22.774</td>
<td>3.342</td>
</tr>
<tr>
<td>100</td>
<td>o_605</td>
<td>17.910</td>
<td>4.020</td>
</tr>
<tr>
<td>98</td>
<td>o_603</td>
<td>35.805</td>
<td>4.859</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C18</td>
<td>0.806</td>
</tr>
<tr>
<td>R14C6</td>
<td>0.792</td>
</tr>
<tr>
<td>R6C19</td>
<td>0.778</td>
</tr>
<tr>
<td>R7C22</td>
<td>0.778</td>
</tr>
<tr>
<td>R6C21</td>
<td>0.778</td>
</tr>
<tr>
<td>R6C22</td>
<td>0.764</td>
</tr>
<tr>
<td>R4C22</td>
<td>0.750</td>
</tr>
<tr>
<td>R4C24</td>
<td>0.750</td>
</tr>
<tr>
<td>R9C18</td>
<td>0.750</td>
</tr>
<tr>
<td>R7C21</td>
<td>0.736</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
