
USART1_Printf_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08008390  08008390  00018390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008894  08008894  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008894  08008894  00018894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800889c  0800889c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800889c  0800889c  0001889c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088a0  080088a0  000188a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080088a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000078  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000258  20000258  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008d0f  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001794  00000000  00000000  00028f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000718  00000000  00000000  0002a6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000670  00000000  00000000  0002add0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020f68  00000000  00000000  0002b440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000090c3  00000000  00000000  0004c3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3e59  00000000  00000000  0005546b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001192c4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003444  00000000  00000000  00119314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008374 	.word	0x08008374

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008374 	.word	0x08008374

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	4b27      	ldr	r3, [pc, #156]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a26      	ldr	r2, [pc, #152]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a1f      	ldr	r2, [pc, #124]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001034:	f043 0320 	orr.w	r3, r3, #32
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b1d      	ldr	r3, [pc, #116]	; (80010b0 <MX_GPIO_Init+0xb8>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0320 	and.w	r3, r3, #32
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	4b19      	ldr	r3, [pc, #100]	; (80010b0 <MX_GPIO_Init+0xb8>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a18      	ldr	r2, [pc, #96]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a11      	ldr	r2, [pc, #68]	; (80010b0 <MX_GPIO_Init+0xb8>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <MX_GPIO_Init+0xb8>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 800107e:	2201      	movs	r2, #1
 8001080:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001084:	480b      	ldr	r0, [pc, #44]	; (80010b4 <MX_GPIO_Init+0xbc>)
 8001086:	f000 fddb 	bl	8001c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 800108a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800108e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001090:	2301      	movs	r3, #1
 8001092:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001094:	2302      	movs	r3, #2
 8001096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001098:	2302      	movs	r3, #2
 800109a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_GPIO_Init+0xbc>)
 80010a4:	f000 fc30 	bl	8001908 <HAL_GPIO_Init>

}
 80010a8:	bf00      	nop
 80010aa:	3728      	adds	r7, #40	; 0x28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40021400 	.word	0x40021400

080010b8 <__io_putchar>:

#include "stdio.h"

// print BEGIN
int __io_putchar(int ch)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	while ((USART1->SR & 0X40) == 0);  //USART1
 80010c0:	bf00      	nop
 80010c2:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <__io_putchar+0x2c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d0f9      	beq.n	80010c2 <__io_putchar+0xa>
	USART1->DR = (uint8_t) ch;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <__io_putchar+0x2c>)
 80010d4:	605a      	str	r2, [r3, #4]
	return ch;
 80010d6:	687b      	ldr	r3, [r7, #4]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40011000 	.word	0x40011000

080010e8 <_write>:

//_writesyscalls.c __weak _write
__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	e009      	b.n	800110e <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	60ba      	str	r2, [r7, #8]
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ffd8 	bl	80010b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	3301      	adds	r3, #1
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	429a      	cmp	r2, r3
 8001114:	dbf1      	blt.n	80010fa <_write+0x12>
	}
	return len;
 8001116:	687b      	ldr	r3, [r7, #4]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <__io_getchar>:
// print END
// scanf BEGIN
int __io_getchar()
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
	int ch;
	HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, 0xFFFF);	//
 8001126:	1d39      	adds	r1, r7, #4
 8001128:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800112c:	2201      	movs	r2, #1
 800112e:	4804      	ldr	r0, [pc, #16]	; (8001140 <__io_getchar+0x20>)
 8001130:	f001 fa9f 	bl	8002672 <HAL_UART_Receive>
	return ch;
 8001134:	687b      	ldr	r3, [r7, #4]
}
 8001136:	4618      	mov	r0, r3
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000200 	.word	0x20000200

08001144 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114a:	f000 fa61 	bl	8001610 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114e:	f000 f845 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001152:	f7ff ff51 	bl	8000ff8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001156:	f000 f9bf 	bl	80014d8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  setvbuf(stdin, NULL, _IONBF, 0);
 800115a:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <main+0x84>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	6858      	ldr	r0, [r3, #4]
 8001160:	2300      	movs	r3, #0
 8001162:	2202      	movs	r2, #2
 8001164:	2100      	movs	r1, #0
 8001166:	f002 fce5 	bl	8003b34 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <main+0x84>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	6898      	ldr	r0, [r3, #8]
 8001170:	2300      	movs	r3, #0
 8001172:	2202      	movs	r2, #2
 8001174:	2100      	movs	r1, #0
 8001176:	f002 fcdd 	bl	8003b34 <setvbuf>
//
//		  printf("ADC = %f\r\n",adc_result);//
////		  printf("ADC = %lf\r\n",adc_result);//////%lfdouble
//		  HAL_Delay(12);
//		  printf("OK\r\n");//
		  HAL_Delay(12);
 800117a:	200c      	movs	r0, #12
 800117c:	f000 faba 	bl	80016f4 <HAL_Delay>
		  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);//
 8001180:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001184:	4811      	ldr	r0, [pc, #68]	; (80011cc <main+0x88>)
 8001186:	f000 fd74 	bl	8001c72 <HAL_GPIO_TogglePin>
	  //scanfLED 
	  // 
	  //dma@scanf
	  //git
	  //
	  char receive[20] = {0};//char0
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
	  printf("\r\nPlease Input:");
 800119c:	480c      	ldr	r0, [pc, #48]	; (80011d0 <main+0x8c>)
 800119e:	f002 fc99 	bl	8003ad4 <iprintf>
	  scanf("%s",&receive[0]);////scanf()  
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4619      	mov	r1, r3
 80011a6:	480b      	ldr	r0, [pc, #44]	; (80011d4 <main+0x90>)
 80011a8:	f002 fcac 	bl	8003b04 <iscanf>
	  if(receive[1])//receivereceiveworring
 80011ac:	797b      	ldrb	r3, [r7, #5]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0e3      	beq.n	800117a <main+0x36>
	  {
		  printf("%s\r\n",receive);//printf
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4619      	mov	r1, r3
 80011b6:	4808      	ldr	r0, [pc, #32]	; (80011d8 <main+0x94>)
 80011b8:	f002 fc8c 	bl	8003ad4 <iprintf>
		  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);//
 80011bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c0:	4802      	ldr	r0, [pc, #8]	; (80011cc <main+0x88>)
 80011c2:	f000 fd56 	bl	8001c72 <HAL_GPIO_TogglePin>
  {
 80011c6:	e7d8      	b.n	800117a <main+0x36>
 80011c8:	2000000c 	.word	0x2000000c
 80011cc:	40021400 	.word	0x40021400
 80011d0:	08008390 	.word	0x08008390
 80011d4:	080083a0 	.word	0x080083a0
 80011d8:	080083a4 	.word	0x080083a4

080011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	; 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	2230      	movs	r2, #48	; 0x30
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f001 fdf0 	bl	8002dd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	4b28      	ldr	r3, [pc, #160]	; (80012a8 <SystemClock_Config+0xcc>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	4a27      	ldr	r2, [pc, #156]	; (80012a8 <SystemClock_Config+0xcc>)
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120e:	6413      	str	r3, [r2, #64]	; 0x40
 8001210:	4b25      	ldr	r3, [pc, #148]	; (80012a8 <SystemClock_Config+0xcc>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800121c:	2300      	movs	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	4b22      	ldr	r3, [pc, #136]	; (80012ac <SystemClock_Config+0xd0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a21      	ldr	r2, [pc, #132]	; (80012ac <SystemClock_Config+0xd0>)
 8001226:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <SystemClock_Config+0xd0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001238:	2301      	movs	r3, #1
 800123a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800123c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001240:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001242:	2302      	movs	r3, #2
 8001244:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001246:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800124a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800124c:	2304      	movs	r3, #4
 800124e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001250:	23a0      	movs	r3, #160	; 0xa0
 8001252:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001254:	2302      	movs	r3, #2
 8001256:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001258:	2304      	movs	r3, #4
 800125a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125c:	f107 0320 	add.w	r3, r7, #32
 8001260:	4618      	mov	r0, r3
 8001262:	f000 fd21 	bl	8001ca8 <HAL_RCC_OscConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800126c:	f000 f820 	bl	80012b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001270:	230f      	movs	r3, #15
 8001272:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001274:	2302      	movs	r3, #2
 8001276:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800127c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001280:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001286:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	2105      	movs	r1, #5
 800128e:	4618      	mov	r0, r3
 8001290:	f000 ff82 	bl	8002198 <HAL_RCC_ClockConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800129a:	f000 f809 	bl	80012b0 <Error_Handler>
  }
}
 800129e:	bf00      	nop
 80012a0:	3750      	adds	r7, #80	; 0x50
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40007000 	.word	0x40007000

080012b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b4:	b672      	cpsid	i
}
 80012b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  while (1)
 80012b8:	e7fe      	b.n	80012b8 <Error_Handler+0x8>
	...

080012bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	4b10      	ldr	r3, [pc, #64]	; (8001308 <HAL_MspInit+0x4c>)
 80012c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ca:	4a0f      	ldr	r2, [pc, #60]	; (8001308 <HAL_MspInit+0x4c>)
 80012cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d0:	6453      	str	r3, [r2, #68]	; 0x44
 80012d2:	4b0d      	ldr	r3, [pc, #52]	; (8001308 <HAL_MspInit+0x4c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	603b      	str	r3, [r7, #0]
 80012e2:	4b09      	ldr	r3, [pc, #36]	; (8001308 <HAL_MspInit+0x4c>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	4a08      	ldr	r2, [pc, #32]	; (8001308 <HAL_MspInit+0x4c>)
 80012e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ec:	6413      	str	r3, [r2, #64]	; 0x40
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <HAL_MspInit+0x4c>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40023800 	.word	0x40023800

0800130c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001310:	e7fe      	b.n	8001310 <NMI_Handler+0x4>

08001312 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001316:	e7fe      	b.n	8001316 <HardFault_Handler+0x4>

08001318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800131c:	e7fe      	b.n	800131c <MemManage_Handler+0x4>

0800131e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800131e:	b480      	push	{r7}
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001322:	e7fe      	b.n	8001322 <BusFault_Handler+0x4>

08001324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001328:	e7fe      	b.n	8001328 <UsageFault_Handler+0x4>

0800132a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001358:	f000 f9ac 	bl	80016b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
	return 1;
 8001364:	2301      	movs	r3, #1
}
 8001366:	4618      	mov	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <_kill>:

int _kill(int pid, int sig)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800137a:	f001 fcff 	bl	8002d7c <__errno>
 800137e:	4603      	mov	r3, r0
 8001380:	2216      	movs	r2, #22
 8001382:	601a      	str	r2, [r3, #0]
	return -1;
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001388:	4618      	mov	r0, r3
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <_exit>:

void _exit (int status)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ffe7 	bl	8001370 <_kill>
	while (1) {}		/* Make sure we hang here */
 80013a2:	e7fe      	b.n	80013a2 <_exit+0x12>

080013a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	e00a      	b.n	80013cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013b6:	f7ff feb3 	bl	8001120 <__io_getchar>
 80013ba:	4601      	mov	r1, r0
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	1c5a      	adds	r2, r3, #1
 80013c0:	60ba      	str	r2, [r7, #8]
 80013c2:	b2ca      	uxtb	r2, r1
 80013c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	3301      	adds	r3, #1
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dbf0      	blt.n	80013b6 <_read+0x12>
	}

return len;
 80013d4:	687b      	ldr	r3, [r7, #4]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <_close>:
	}
	return len;
}

int _close(int file)
{
 80013de:	b480      	push	{r7}
 80013e0:	b083      	sub	sp, #12
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
	return -1;
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001406:	605a      	str	r2, [r3, #4]
	return 0;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <_isatty>:

int _isatty(int file)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
	return 1;
 800141e:	2301      	movs	r3, #1
}
 8001420:	4618      	mov	r0, r3
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
	return 0;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
	...

08001448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001450:	4a14      	ldr	r2, [pc, #80]	; (80014a4 <_sbrk+0x5c>)
 8001452:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <_sbrk+0x60>)
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <_sbrk+0x64>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d102      	bne.n	800146a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <_sbrk+0x64>)
 8001466:	4a12      	ldr	r2, [pc, #72]	; (80014b0 <_sbrk+0x68>)
 8001468:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <_sbrk+0x64>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4413      	add	r3, r2
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	429a      	cmp	r2, r3
 8001476:	d207      	bcs.n	8001488 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001478:	f001 fc80 	bl	8002d7c <__errno>
 800147c:	4603      	mov	r3, r0
 800147e:	220c      	movs	r2, #12
 8001480:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001482:	f04f 33ff 	mov.w	r3, #4294967295
 8001486:	e009      	b.n	800149c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001488:	4b08      	ldr	r3, [pc, #32]	; (80014ac <_sbrk+0x64>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800148e:	4b07      	ldr	r3, [pc, #28]	; (80014ac <_sbrk+0x64>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	4a05      	ldr	r2, [pc, #20]	; (80014ac <_sbrk+0x64>)
 8001498:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800149a:	68fb      	ldr	r3, [r7, #12]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20020000 	.word	0x20020000
 80014a8:	00000400 	.word	0x00000400
 80014ac:	200001fc 	.word	0x200001fc
 80014b0:	20000258 	.word	0x20000258

080014b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b8:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <SystemInit+0x20>)
 80014ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014be:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <SystemInit+0x20>)
 80014c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <MX_USART1_UART_Init+0x50>)
 80014e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 80014e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 80014fe:	220c      	movs	r2, #12
 8001500:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800150e:	4805      	ldr	r0, [pc, #20]	; (8001524 <MX_USART1_UART_Init+0x4c>)
 8001510:	f001 f862 	bl	80025d8 <HAL_UART_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800151a:	f7ff fec9 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000200 	.word	0x20000200
 8001528:	40011000 	.word	0x40011000

0800152c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	; 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a19      	ldr	r2, [pc, #100]	; (80015b0 <HAL_UART_MspInit+0x84>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d12c      	bne.n	80015a8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <HAL_UART_MspInit+0x88>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	4a17      	ldr	r2, [pc, #92]	; (80015b4 <HAL_UART_MspInit+0x88>)
 8001558:	f043 0310 	orr.w	r3, r3, #16
 800155c:	6453      	str	r3, [r2, #68]	; 0x44
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <HAL_UART_MspInit+0x88>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	f003 0310 	and.w	r3, r3, #16
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <HAL_UART_MspInit+0x88>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	4a10      	ldr	r2, [pc, #64]	; (80015b4 <HAL_UART_MspInit+0x88>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6313      	str	r3, [r2, #48]	; 0x30
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <HAL_UART_MspInit+0x88>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001586:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800158a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158c:	2302      	movs	r3, #2
 800158e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001590:	2300      	movs	r3, #0
 8001592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001594:	2303      	movs	r3, #3
 8001596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001598:	2307      	movs	r3, #7
 800159a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	4619      	mov	r1, r3
 80015a2:	4805      	ldr	r0, [pc, #20]	; (80015b8 <HAL_UART_MspInit+0x8c>)
 80015a4:	f000 f9b0 	bl	8001908 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015a8:	bf00      	nop
 80015aa:	3728      	adds	r7, #40	; 0x28
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40011000 	.word	0x40011000
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020000 	.word	0x40020000

080015bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c0:	480d      	ldr	r0, [pc, #52]	; (80015f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015c2:	490e      	ldr	r1, [pc, #56]	; (80015fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015c4:	4a0e      	ldr	r2, [pc, #56]	; (8001600 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c8:	e002      	b.n	80015d0 <LoopCopyDataInit>

080015ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ce:	3304      	adds	r3, #4

080015d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d4:	d3f9      	bcc.n	80015ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d6:	4a0b      	ldr	r2, [pc, #44]	; (8001604 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015d8:	4c0b      	ldr	r4, [pc, #44]	; (8001608 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015dc:	e001      	b.n	80015e2 <LoopFillZerobss>

080015de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e0:	3204      	adds	r2, #4

080015e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e4:	d3fb      	bcc.n	80015de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015e6:	f7ff ff65 	bl	80014b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ea:	f001 fbcd 	bl	8002d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ee:	f7ff fda9 	bl	8001144 <main>
  bx  lr    
 80015f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015fc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001600:	080088a4 	.word	0x080088a4
  ldr r2, =_sbss
 8001604:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001608:	20000258 	.word	0x20000258

0800160c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC_IRQHandler>
	...

08001610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <HAL_Init+0x40>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a0d      	ldr	r2, [pc, #52]	; (8001650 <HAL_Init+0x40>)
 800161a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800161e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_Init+0x40>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a0a      	ldr	r2, [pc, #40]	; (8001650 <HAL_Init+0x40>)
 8001626:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800162a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <HAL_Init+0x40>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a07      	ldr	r2, [pc, #28]	; (8001650 <HAL_Init+0x40>)
 8001632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001636:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001638:	2003      	movs	r0, #3
 800163a:	f000 f931 	bl	80018a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800163e:	200f      	movs	r0, #15
 8001640:	f000 f808 	bl	8001654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001644:	f7ff fe3a 	bl	80012bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40023c00 	.word	0x40023c00

08001654 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_InitTick+0x54>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_InitTick+0x58>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800166a:	fbb3 f3f1 	udiv	r3, r3, r1
 800166e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001672:	4618      	mov	r0, r3
 8001674:	f000 f93b 	bl	80018ee <HAL_SYSTICK_Config>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e00e      	b.n	80016a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b0f      	cmp	r3, #15
 8001686:	d80a      	bhi.n	800169e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001688:	2200      	movs	r2, #0
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	f000 f911 	bl	80018b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001694:	4a06      	ldr	r2, [pc, #24]	; (80016b0 <HAL_InitTick+0x5c>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800169a:	2300      	movs	r3, #0
 800169c:	e000      	b.n	80016a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000008 	.word	0x20000008
 80016b0:	20000004 	.word	0x20000004

080016b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_IncTick+0x20>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_IncTick+0x24>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a04      	ldr	r2, [pc, #16]	; (80016d8 <HAL_IncTick+0x24>)
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000008 	.word	0x20000008
 80016d8:	20000244 	.word	0x20000244

080016dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return uwTick;
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <HAL_GetTick+0x14>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	20000244 	.word	0x20000244

080016f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016fc:	f7ff ffee 	bl	80016dc <HAL_GetTick>
 8001700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d005      	beq.n	800171a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800170e:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <HAL_Delay+0x44>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800171a:	bf00      	nop
 800171c:	f7ff ffde 	bl	80016dc <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	429a      	cmp	r2, r3
 800172a:	d8f7      	bhi.n	800171c <HAL_Delay+0x28>
  {
  }
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000008 	.word	0x20000008

0800173c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001764:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800176c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176e:	4a04      	ldr	r2, [pc, #16]	; (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	60d3      	str	r3, [r2, #12]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	; (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	6039      	str	r1, [r7, #0]
 80017aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	db0a      	blt.n	80017ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	490c      	ldr	r1, [pc, #48]	; (80017ec <__NVIC_SetPriority+0x4c>)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	0112      	lsls	r2, r2, #4
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	440b      	add	r3, r1
 80017c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c8:	e00a      	b.n	80017e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4908      	ldr	r1, [pc, #32]	; (80017f0 <__NVIC_SetPriority+0x50>)
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	f003 030f 	and.w	r3, r3, #15
 80017d6:	3b04      	subs	r3, #4
 80017d8:	0112      	lsls	r2, r2, #4
 80017da:	b2d2      	uxtb	r2, r2
 80017dc:	440b      	add	r3, r1
 80017de:	761a      	strb	r2, [r3, #24]
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	e000e100 	.word	0xe000e100
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b089      	sub	sp, #36	; 0x24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	f1c3 0307 	rsb	r3, r3, #7
 800180e:	2b04      	cmp	r3, #4
 8001810:	bf28      	it	cs
 8001812:	2304      	movcs	r3, #4
 8001814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3304      	adds	r3, #4
 800181a:	2b06      	cmp	r3, #6
 800181c:	d902      	bls.n	8001824 <NVIC_EncodePriority+0x30>
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3b03      	subs	r3, #3
 8001822:	e000      	b.n	8001826 <NVIC_EncodePriority+0x32>
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001828:	f04f 32ff 	mov.w	r2, #4294967295
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43da      	mvns	r2, r3
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	401a      	ands	r2, r3
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800183c:	f04f 31ff 	mov.w	r1, #4294967295
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	43d9      	mvns	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800184c:	4313      	orrs	r3, r2
         );
}
 800184e:	4618      	mov	r0, r3
 8001850:	3724      	adds	r7, #36	; 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3b01      	subs	r3, #1
 8001868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800186c:	d301      	bcc.n	8001872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186e:	2301      	movs	r3, #1
 8001870:	e00f      	b.n	8001892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001872:	4a0a      	ldr	r2, [pc, #40]	; (800189c <SysTick_Config+0x40>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3b01      	subs	r3, #1
 8001878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800187a:	210f      	movs	r1, #15
 800187c:	f04f 30ff 	mov.w	r0, #4294967295
 8001880:	f7ff ff8e 	bl	80017a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <SysTick_Config+0x40>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800188a:	4b04      	ldr	r3, [pc, #16]	; (800189c <SysTick_Config+0x40>)
 800188c:	2207      	movs	r2, #7
 800188e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	e000e010 	.word	0xe000e010

080018a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff47 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	4603      	mov	r3, r0
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c8:	f7ff ff5c 	bl	8001784 <__NVIC_GetPriorityGrouping>
 80018cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	68b9      	ldr	r1, [r7, #8]
 80018d2:	6978      	ldr	r0, [r7, #20]
 80018d4:	f7ff ff8e 	bl	80017f4 <NVIC_EncodePriority>
 80018d8:	4602      	mov	r2, r0
 80018da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018de:	4611      	mov	r1, r2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff5d 	bl	80017a0 <__NVIC_SetPriority>
}
 80018e6:	bf00      	nop
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ffb0 	bl	800185c <SysTick_Config>
 80018fc:	4603      	mov	r3, r0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	; 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800191a:	2300      	movs	r3, #0
 800191c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800191e:	2300      	movs	r3, #0
 8001920:	61fb      	str	r3, [r7, #28]
 8001922:	e16b      	b.n	8001bfc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001924:	2201      	movs	r2, #1
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	4013      	ands	r3, r2
 8001936:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	429a      	cmp	r2, r3
 800193e:	f040 815a 	bne.w	8001bf6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b01      	cmp	r3, #1
 800194c:	d005      	beq.n	800195a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001956:	2b02      	cmp	r3, #2
 8001958:	d130      	bne.n	80019bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	2203      	movs	r2, #3
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4013      	ands	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001990:	2201      	movs	r2, #1
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	43db      	mvns	r3, r3
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	4013      	ands	r3, r2
 800199e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	091b      	lsrs	r3, r3, #4
 80019a6:	f003 0201 	and.w	r2, r3, #1
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 0303 	and.w	r3, r3, #3
 80019c4:	2b03      	cmp	r3, #3
 80019c6:	d017      	beq.n	80019f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	2203      	movs	r2, #3
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4013      	ands	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0303 	and.w	r3, r3, #3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d123      	bne.n	8001a4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	08da      	lsrs	r2, r3, #3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3208      	adds	r2, #8
 8001a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	f003 0307 	and.w	r3, r3, #7
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	220f      	movs	r2, #15
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	691a      	ldr	r2, [r3, #16]
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	08da      	lsrs	r2, r3, #3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	3208      	adds	r2, #8
 8001a46:	69b9      	ldr	r1, [r7, #24]
 8001a48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	2203      	movs	r2, #3
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 0203 	and.w	r2, r3, #3
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 80b4 	beq.w	8001bf6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b60      	ldr	r3, [pc, #384]	; (8001c14 <HAL_GPIO_Init+0x30c>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	4a5f      	ldr	r2, [pc, #380]	; (8001c14 <HAL_GPIO_Init+0x30c>)
 8001a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a9e:	4b5d      	ldr	r3, [pc, #372]	; (8001c14 <HAL_GPIO_Init+0x30c>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aaa:	4a5b      	ldr	r2, [pc, #364]	; (8001c18 <HAL_GPIO_Init+0x310>)
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	f003 0303 	and.w	r3, r3, #3
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	220f      	movs	r2, #15
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4013      	ands	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a52      	ldr	r2, [pc, #328]	; (8001c1c <HAL_GPIO_Init+0x314>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d02b      	beq.n	8001b2e <HAL_GPIO_Init+0x226>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a51      	ldr	r2, [pc, #324]	; (8001c20 <HAL_GPIO_Init+0x318>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d025      	beq.n	8001b2a <HAL_GPIO_Init+0x222>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a50      	ldr	r2, [pc, #320]	; (8001c24 <HAL_GPIO_Init+0x31c>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d01f      	beq.n	8001b26 <HAL_GPIO_Init+0x21e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a4f      	ldr	r2, [pc, #316]	; (8001c28 <HAL_GPIO_Init+0x320>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d019      	beq.n	8001b22 <HAL_GPIO_Init+0x21a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a4e      	ldr	r2, [pc, #312]	; (8001c2c <HAL_GPIO_Init+0x324>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d013      	beq.n	8001b1e <HAL_GPIO_Init+0x216>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a4d      	ldr	r2, [pc, #308]	; (8001c30 <HAL_GPIO_Init+0x328>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d00d      	beq.n	8001b1a <HAL_GPIO_Init+0x212>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a4c      	ldr	r2, [pc, #304]	; (8001c34 <HAL_GPIO_Init+0x32c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d007      	beq.n	8001b16 <HAL_GPIO_Init+0x20e>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4b      	ldr	r2, [pc, #300]	; (8001c38 <HAL_GPIO_Init+0x330>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d101      	bne.n	8001b12 <HAL_GPIO_Init+0x20a>
 8001b0e:	2307      	movs	r3, #7
 8001b10:	e00e      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b12:	2308      	movs	r3, #8
 8001b14:	e00c      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b16:	2306      	movs	r3, #6
 8001b18:	e00a      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b1a:	2305      	movs	r3, #5
 8001b1c:	e008      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b1e:	2304      	movs	r3, #4
 8001b20:	e006      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b22:	2303      	movs	r3, #3
 8001b24:	e004      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b26:	2302      	movs	r3, #2
 8001b28:	e002      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <HAL_GPIO_Init+0x228>
 8001b2e:	2300      	movs	r3, #0
 8001b30:	69fa      	ldr	r2, [r7, #28]
 8001b32:	f002 0203 	and.w	r2, r2, #3
 8001b36:	0092      	lsls	r2, r2, #2
 8001b38:	4093      	lsls	r3, r2
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b40:	4935      	ldr	r1, [pc, #212]	; (8001c18 <HAL_GPIO_Init+0x310>)
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	089b      	lsrs	r3, r3, #2
 8001b46:	3302      	adds	r3, #2
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b4e:	4b3b      	ldr	r3, [pc, #236]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b72:	4a32      	ldr	r2, [pc, #200]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b78:	4b30      	ldr	r3, [pc, #192]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b9c:	4a27      	ldr	r2, [pc, #156]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ba2:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bc6:	4a1d      	ldr	r2, [pc, #116]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bcc:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bf0:	4a12      	ldr	r2, [pc, #72]	; (8001c3c <HAL_GPIO_Init+0x334>)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	61fb      	str	r3, [r7, #28]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	2b0f      	cmp	r3, #15
 8001c00:	f67f ae90 	bls.w	8001924 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	3724      	adds	r7, #36	; 0x24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40013800 	.word	0x40013800
 8001c1c:	40020000 	.word	0x40020000
 8001c20:	40020400 	.word	0x40020400
 8001c24:	40020800 	.word	0x40020800
 8001c28:	40020c00 	.word	0x40020c00
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	40021400 	.word	0x40021400
 8001c34:	40021800 	.word	0x40021800
 8001c38:	40021c00 	.word	0x40021c00
 8001c3c:	40013c00 	.word	0x40013c00

08001c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	807b      	strh	r3, [r7, #2]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c50:	787b      	ldrb	r3, [r7, #1]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c56:	887a      	ldrh	r2, [r7, #2]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c5c:	e003      	b.n	8001c66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c5e:	887b      	ldrh	r3, [r7, #2]
 8001c60:	041a      	lsls	r2, r3, #16
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	619a      	str	r2, [r3, #24]
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b085      	sub	sp, #20
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c84:	887a      	ldrh	r2, [r7, #2]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	041a      	lsls	r2, r3, #16
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	400b      	ands	r3, r1
 8001c94:	431a      	orrs	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	619a      	str	r2, [r3, #24]
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e267      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d075      	beq.n	8001db2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cc6:	4b88      	ldr	r3, [pc, #544]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 030c 	and.w	r3, r3, #12
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d00c      	beq.n	8001cec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cd2:	4b85      	ldr	r3, [pc, #532]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cda:	2b08      	cmp	r3, #8
 8001cdc:	d112      	bne.n	8001d04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cde:	4b82      	ldr	r3, [pc, #520]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ce6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cea:	d10b      	bne.n	8001d04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cec:	4b7e      	ldr	r3, [pc, #504]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d05b      	beq.n	8001db0 <HAL_RCC_OscConfig+0x108>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d157      	bne.n	8001db0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e242      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d0c:	d106      	bne.n	8001d1c <HAL_RCC_OscConfig+0x74>
 8001d0e:	4b76      	ldr	r3, [pc, #472]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a75      	ldr	r2, [pc, #468]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e01d      	b.n	8001d58 <HAL_RCC_OscConfig+0xb0>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d24:	d10c      	bne.n	8001d40 <HAL_RCC_OscConfig+0x98>
 8001d26:	4b70      	ldr	r3, [pc, #448]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a6f      	ldr	r2, [pc, #444]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	4b6d      	ldr	r3, [pc, #436]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a6c      	ldr	r2, [pc, #432]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	e00b      	b.n	8001d58 <HAL_RCC_OscConfig+0xb0>
 8001d40:	4b69      	ldr	r3, [pc, #420]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a68      	ldr	r2, [pc, #416]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	4b66      	ldr	r3, [pc, #408]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a65      	ldr	r2, [pc, #404]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d013      	beq.n	8001d88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d60:	f7ff fcbc 	bl	80016dc <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d68:	f7ff fcb8 	bl	80016dc <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b64      	cmp	r3, #100	; 0x64
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e207      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d7a:	4b5b      	ldr	r3, [pc, #364]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d0f0      	beq.n	8001d68 <HAL_RCC_OscConfig+0xc0>
 8001d86:	e014      	b.n	8001db2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff fca8 	bl	80016dc <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d90:	f7ff fca4 	bl	80016dc <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b64      	cmp	r3, #100	; 0x64
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e1f3      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001da2:	4b51      	ldr	r3, [pc, #324]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0xe8>
 8001dae:	e000      	b.n	8001db2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d063      	beq.n	8001e86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dbe:	4b4a      	ldr	r3, [pc, #296]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00b      	beq.n	8001de2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dca:	4b47      	ldr	r3, [pc, #284]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d11c      	bne.n	8001e10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dd6:	4b44      	ldr	r3, [pc, #272]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d116      	bne.n	8001e10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001de2:	4b41      	ldr	r3, [pc, #260]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d005      	beq.n	8001dfa <HAL_RCC_OscConfig+0x152>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d001      	beq.n	8001dfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e1c7      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfa:	4b3b      	ldr	r3, [pc, #236]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	4937      	ldr	r1, [pc, #220]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0e:	e03a      	b.n	8001e86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d020      	beq.n	8001e5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e18:	4b34      	ldr	r3, [pc, #208]	; (8001eec <HAL_RCC_OscConfig+0x244>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1e:	f7ff fc5d 	bl	80016dc <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e26:	f7ff fc59 	bl	80016dc <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e1a8      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e38:	4b2b      	ldr	r3, [pc, #172]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e44:	4b28      	ldr	r3, [pc, #160]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	4925      	ldr	r1, [pc, #148]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	600b      	str	r3, [r1, #0]
 8001e58:	e015      	b.n	8001e86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e5a:	4b24      	ldr	r3, [pc, #144]	; (8001eec <HAL_RCC_OscConfig+0x244>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e60:	f7ff fc3c 	bl	80016dc <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e68:	f7ff fc38 	bl	80016dc <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e187      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f0      	bne.n	8001e68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d036      	beq.n	8001f00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d016      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e9a:	4b15      	ldr	r3, [pc, #84]	; (8001ef0 <HAL_RCC_OscConfig+0x248>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea0:	f7ff fc1c 	bl	80016dc <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ea8:	f7ff fc18 	bl	80016dc <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e167      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eba:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <HAL_RCC_OscConfig+0x240>)
 8001ebc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0f0      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x200>
 8001ec6:	e01b      	b.n	8001f00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <HAL_RCC_OscConfig+0x248>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ece:	f7ff fc05 	bl	80016dc <HAL_GetTick>
 8001ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed4:	e00e      	b.n	8001ef4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ed6:	f7ff fc01 	bl	80016dc <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d907      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e150      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	42470000 	.word	0x42470000
 8001ef0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ef4:	4b88      	ldr	r3, [pc, #544]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1ea      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f000 8097 	beq.w	800203c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f12:	4b81      	ldr	r3, [pc, #516]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10f      	bne.n	8001f3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	4b7d      	ldr	r3, [pc, #500]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	4a7c      	ldr	r2, [pc, #496]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2e:	4b7a      	ldr	r3, [pc, #488]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f36:	60bb      	str	r3, [r7, #8]
 8001f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f3e:	4b77      	ldr	r3, [pc, #476]	; (800211c <HAL_RCC_OscConfig+0x474>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d118      	bne.n	8001f7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f4a:	4b74      	ldr	r3, [pc, #464]	; (800211c <HAL_RCC_OscConfig+0x474>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a73      	ldr	r2, [pc, #460]	; (800211c <HAL_RCC_OscConfig+0x474>)
 8001f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f56:	f7ff fbc1 	bl	80016dc <HAL_GetTick>
 8001f5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f5c:	e008      	b.n	8001f70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f5e:	f7ff fbbd 	bl	80016dc <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e10c      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f70:	4b6a      	ldr	r3, [pc, #424]	; (800211c <HAL_RCC_OscConfig+0x474>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0f0      	beq.n	8001f5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d106      	bne.n	8001f92 <HAL_RCC_OscConfig+0x2ea>
 8001f84:	4b64      	ldr	r3, [pc, #400]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f88:	4a63      	ldr	r2, [pc, #396]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6713      	str	r3, [r2, #112]	; 0x70
 8001f90:	e01c      	b.n	8001fcc <HAL_RCC_OscConfig+0x324>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	2b05      	cmp	r3, #5
 8001f98:	d10c      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x30c>
 8001f9a:	4b5f      	ldr	r3, [pc, #380]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f9e:	4a5e      	ldr	r2, [pc, #376]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fa0:	f043 0304 	orr.w	r3, r3, #4
 8001fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8001fa6:	4b5c      	ldr	r3, [pc, #368]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001faa:	4a5b      	ldr	r2, [pc, #364]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001fb2:	e00b      	b.n	8001fcc <HAL_RCC_OscConfig+0x324>
 8001fb4:	4b58      	ldr	r3, [pc, #352]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fb8:	4a57      	ldr	r2, [pc, #348]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fba:	f023 0301 	bic.w	r3, r3, #1
 8001fbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001fc0:	4b55      	ldr	r3, [pc, #340]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc4:	4a54      	ldr	r2, [pc, #336]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001fc6:	f023 0304 	bic.w	r3, r3, #4
 8001fca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d015      	beq.n	8002000 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7ff fb82 	bl	80016dc <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fda:	e00a      	b.n	8001ff2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fdc:	f7ff fb7e 	bl	80016dc <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e0cb      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff2:	4b49      	ldr	r3, [pc, #292]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8001ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0ee      	beq.n	8001fdc <HAL_RCC_OscConfig+0x334>
 8001ffe:	e014      	b.n	800202a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002000:	f7ff fb6c 	bl	80016dc <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002006:	e00a      	b.n	800201e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002008:	f7ff fb68 	bl	80016dc <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	f241 3288 	movw	r2, #5000	; 0x1388
 8002016:	4293      	cmp	r3, r2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e0b5      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800201e:	4b3e      	ldr	r3, [pc, #248]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8002020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1ee      	bne.n	8002008 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800202a:	7dfb      	ldrb	r3, [r7, #23]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d105      	bne.n	800203c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002030:	4b39      	ldr	r3, [pc, #228]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8002032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002034:	4a38      	ldr	r2, [pc, #224]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8002036:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800203a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80a1 	beq.w	8002188 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002046:	4b34      	ldr	r3, [pc, #208]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	2b08      	cmp	r3, #8
 8002050:	d05c      	beq.n	800210c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2b02      	cmp	r3, #2
 8002058:	d141      	bne.n	80020de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800205a:	4b31      	ldr	r3, [pc, #196]	; (8002120 <HAL_RCC_OscConfig+0x478>)
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002060:	f7ff fb3c 	bl	80016dc <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002068:	f7ff fb38 	bl	80016dc <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e087      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800207a:	4b27      	ldr	r3, [pc, #156]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69da      	ldr	r2, [r3, #28]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002094:	019b      	lsls	r3, r3, #6
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209c:	085b      	lsrs	r3, r3, #1
 800209e:	3b01      	subs	r3, #1
 80020a0:	041b      	lsls	r3, r3, #16
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a8:	061b      	lsls	r3, r3, #24
 80020aa:	491b      	ldr	r1, [pc, #108]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b0:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <HAL_RCC_OscConfig+0x478>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b6:	f7ff fb11 	bl	80016dc <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020be:	f7ff fb0d 	bl	80016dc <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e05c      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d0:	4b11      	ldr	r3, [pc, #68]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0f0      	beq.n	80020be <HAL_RCC_OscConfig+0x416>
 80020dc:	e054      	b.n	8002188 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <HAL_RCC_OscConfig+0x478>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e4:	f7ff fafa 	bl	80016dc <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020ec:	f7ff faf6 	bl	80016dc <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e045      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fe:	4b06      	ldr	r3, [pc, #24]	; (8002118 <HAL_RCC_OscConfig+0x470>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f0      	bne.n	80020ec <HAL_RCC_OscConfig+0x444>
 800210a:	e03d      	b.n	8002188 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d107      	bne.n	8002124 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e038      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
 8002118:	40023800 	.word	0x40023800
 800211c:	40007000 	.word	0x40007000
 8002120:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002124:	4b1b      	ldr	r3, [pc, #108]	; (8002194 <HAL_RCC_OscConfig+0x4ec>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d028      	beq.n	8002184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800213c:	429a      	cmp	r2, r3
 800213e:	d121      	bne.n	8002184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800214a:	429a      	cmp	r2, r3
 800214c:	d11a      	bne.n	8002184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002154:	4013      	ands	r3, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800215a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800215c:	4293      	cmp	r3, r2
 800215e:	d111      	bne.n	8002184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216a:	085b      	lsrs	r3, r3, #1
 800216c:	3b01      	subs	r3, #1
 800216e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002170:	429a      	cmp	r2, r3
 8002172:	d107      	bne.n	8002184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002180:	429a      	cmp	r2, r3
 8002182:	d001      	beq.n	8002188 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e000      	b.n	800218a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40023800 	.word	0x40023800

08002198 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e0cc      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021ac:	4b68      	ldr	r3, [pc, #416]	; (8002350 <HAL_RCC_ClockConfig+0x1b8>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d90c      	bls.n	80021d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ba:	4b65      	ldr	r3, [pc, #404]	; (8002350 <HAL_RCC_ClockConfig+0x1b8>)
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c2:	4b63      	ldr	r3, [pc, #396]	; (8002350 <HAL_RCC_ClockConfig+0x1b8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d001      	beq.n	80021d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e0b8      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d020      	beq.n	8002222 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d005      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021ec:	4b59      	ldr	r3, [pc, #356]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	4a58      	ldr	r2, [pc, #352]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0308 	and.w	r3, r3, #8
 8002200:	2b00      	cmp	r3, #0
 8002202:	d005      	beq.n	8002210 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002204:	4b53      	ldr	r3, [pc, #332]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	4a52      	ldr	r2, [pc, #328]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 800220a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800220e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002210:	4b50      	ldr	r3, [pc, #320]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	494d      	ldr	r1, [pc, #308]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 800221e:	4313      	orrs	r3, r2
 8002220:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	2b00      	cmp	r3, #0
 800222c:	d044      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d107      	bne.n	8002246 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	4b47      	ldr	r3, [pc, #284]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d119      	bne.n	8002276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e07f      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b02      	cmp	r3, #2
 800224c:	d003      	beq.n	8002256 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002252:	2b03      	cmp	r3, #3
 8002254:	d107      	bne.n	8002266 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002256:	4b3f      	ldr	r3, [pc, #252]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d109      	bne.n	8002276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e06f      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002266:	4b3b      	ldr	r3, [pc, #236]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e067      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002276:	4b37      	ldr	r3, [pc, #220]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f023 0203 	bic.w	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	4934      	ldr	r1, [pc, #208]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002284:	4313      	orrs	r3, r2
 8002286:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002288:	f7ff fa28 	bl	80016dc <HAL_GetTick>
 800228c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228e:	e00a      	b.n	80022a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002290:	f7ff fa24 	bl	80016dc <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	f241 3288 	movw	r2, #5000	; 0x1388
 800229e:	4293      	cmp	r3, r2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e04f      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a6:	4b2b      	ldr	r3, [pc, #172]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 020c 	and.w	r2, r3, #12
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d1eb      	bne.n	8002290 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022b8:	4b25      	ldr	r3, [pc, #148]	; (8002350 <HAL_RCC_ClockConfig+0x1b8>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d20c      	bcs.n	80022e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c6:	4b22      	ldr	r3, [pc, #136]	; (8002350 <HAL_RCC_ClockConfig+0x1b8>)
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ce:	4b20      	ldr	r3, [pc, #128]	; (8002350 <HAL_RCC_ClockConfig+0x1b8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d001      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e032      	b.n	8002346 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d008      	beq.n	80022fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022ec:	4b19      	ldr	r3, [pc, #100]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	4916      	ldr	r1, [pc, #88]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	2b00      	cmp	r3, #0
 8002308:	d009      	beq.n	800231e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800230a:	4b12      	ldr	r3, [pc, #72]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	490e      	ldr	r1, [pc, #56]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	4313      	orrs	r3, r2
 800231c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800231e:	f000 f821 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8002322:	4602      	mov	r2, r0
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	091b      	lsrs	r3, r3, #4
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	490a      	ldr	r1, [pc, #40]	; (8002358 <HAL_RCC_ClockConfig+0x1c0>)
 8002330:	5ccb      	ldrb	r3, [r1, r3]
 8002332:	fa22 f303 	lsr.w	r3, r2, r3
 8002336:	4a09      	ldr	r2, [pc, #36]	; (800235c <HAL_RCC_ClockConfig+0x1c4>)
 8002338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800233a:	4b09      	ldr	r3, [pc, #36]	; (8002360 <HAL_RCC_ClockConfig+0x1c8>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff f988 	bl	8001654 <HAL_InitTick>

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40023c00 	.word	0x40023c00
 8002354:	40023800 	.word	0x40023800
 8002358:	080083b8 	.word	0x080083b8
 800235c:	20000000 	.word	0x20000000
 8002360:	20000004 	.word	0x20000004

08002364 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002368:	b094      	sub	sp, #80	; 0x50
 800236a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	647b      	str	r3, [r7, #68]	; 0x44
 8002370:	2300      	movs	r3, #0
 8002372:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002374:	2300      	movs	r3, #0
 8002376:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002378:	2300      	movs	r3, #0
 800237a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800237c:	4b79      	ldr	r3, [pc, #484]	; (8002564 <HAL_RCC_GetSysClockFreq+0x200>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	2b08      	cmp	r3, #8
 8002386:	d00d      	beq.n	80023a4 <HAL_RCC_GetSysClockFreq+0x40>
 8002388:	2b08      	cmp	r3, #8
 800238a:	f200 80e1 	bhi.w	8002550 <HAL_RCC_GetSysClockFreq+0x1ec>
 800238e:	2b00      	cmp	r3, #0
 8002390:	d002      	beq.n	8002398 <HAL_RCC_GetSysClockFreq+0x34>
 8002392:	2b04      	cmp	r3, #4
 8002394:	d003      	beq.n	800239e <HAL_RCC_GetSysClockFreq+0x3a>
 8002396:	e0db      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002398:	4b73      	ldr	r3, [pc, #460]	; (8002568 <HAL_RCC_GetSysClockFreq+0x204>)
 800239a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800239c:	e0db      	b.n	8002556 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800239e:	4b73      	ldr	r3, [pc, #460]	; (800256c <HAL_RCC_GetSysClockFreq+0x208>)
 80023a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023a2:	e0d8      	b.n	8002556 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023a4:	4b6f      	ldr	r3, [pc, #444]	; (8002564 <HAL_RCC_GetSysClockFreq+0x200>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023ae:	4b6d      	ldr	r3, [pc, #436]	; (8002564 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d063      	beq.n	8002482 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023ba:	4b6a      	ldr	r3, [pc, #424]	; (8002564 <HAL_RCC_GetSysClockFreq+0x200>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	099b      	lsrs	r3, r3, #6
 80023c0:	2200      	movs	r2, #0
 80023c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80023c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80023c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023cc:	633b      	str	r3, [r7, #48]	; 0x30
 80023ce:	2300      	movs	r3, #0
 80023d0:	637b      	str	r3, [r7, #52]	; 0x34
 80023d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80023d6:	4622      	mov	r2, r4
 80023d8:	462b      	mov	r3, r5
 80023da:	f04f 0000 	mov.w	r0, #0
 80023de:	f04f 0100 	mov.w	r1, #0
 80023e2:	0159      	lsls	r1, r3, #5
 80023e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023e8:	0150      	lsls	r0, r2, #5
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4621      	mov	r1, r4
 80023f0:	1a51      	subs	r1, r2, r1
 80023f2:	6139      	str	r1, [r7, #16]
 80023f4:	4629      	mov	r1, r5
 80023f6:	eb63 0301 	sbc.w	r3, r3, r1
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	f04f 0200 	mov.w	r2, #0
 8002400:	f04f 0300 	mov.w	r3, #0
 8002404:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002408:	4659      	mov	r1, fp
 800240a:	018b      	lsls	r3, r1, #6
 800240c:	4651      	mov	r1, sl
 800240e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002412:	4651      	mov	r1, sl
 8002414:	018a      	lsls	r2, r1, #6
 8002416:	4651      	mov	r1, sl
 8002418:	ebb2 0801 	subs.w	r8, r2, r1
 800241c:	4659      	mov	r1, fp
 800241e:	eb63 0901 	sbc.w	r9, r3, r1
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800242e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002432:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002436:	4690      	mov	r8, r2
 8002438:	4699      	mov	r9, r3
 800243a:	4623      	mov	r3, r4
 800243c:	eb18 0303 	adds.w	r3, r8, r3
 8002440:	60bb      	str	r3, [r7, #8]
 8002442:	462b      	mov	r3, r5
 8002444:	eb49 0303 	adc.w	r3, r9, r3
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	f04f 0300 	mov.w	r3, #0
 8002452:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002456:	4629      	mov	r1, r5
 8002458:	024b      	lsls	r3, r1, #9
 800245a:	4621      	mov	r1, r4
 800245c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002460:	4621      	mov	r1, r4
 8002462:	024a      	lsls	r2, r1, #9
 8002464:	4610      	mov	r0, r2
 8002466:	4619      	mov	r1, r3
 8002468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800246a:	2200      	movs	r2, #0
 800246c:	62bb      	str	r3, [r7, #40]	; 0x28
 800246e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002470:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002474:	f7fe fc08 	bl	8000c88 <__aeabi_uldivmod>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4613      	mov	r3, r2
 800247e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002480:	e058      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002482:	4b38      	ldr	r3, [pc, #224]	; (8002564 <HAL_RCC_GetSysClockFreq+0x200>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	099b      	lsrs	r3, r3, #6
 8002488:	2200      	movs	r2, #0
 800248a:	4618      	mov	r0, r3
 800248c:	4611      	mov	r1, r2
 800248e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002492:	623b      	str	r3, [r7, #32]
 8002494:	2300      	movs	r3, #0
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
 8002498:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800249c:	4642      	mov	r2, r8
 800249e:	464b      	mov	r3, r9
 80024a0:	f04f 0000 	mov.w	r0, #0
 80024a4:	f04f 0100 	mov.w	r1, #0
 80024a8:	0159      	lsls	r1, r3, #5
 80024aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024ae:	0150      	lsls	r0, r2, #5
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	4641      	mov	r1, r8
 80024b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80024ba:	4649      	mov	r1, r9
 80024bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80024c0:	f04f 0200 	mov.w	r2, #0
 80024c4:	f04f 0300 	mov.w	r3, #0
 80024c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024d4:	ebb2 040a 	subs.w	r4, r2, sl
 80024d8:	eb63 050b 	sbc.w	r5, r3, fp
 80024dc:	f04f 0200 	mov.w	r2, #0
 80024e0:	f04f 0300 	mov.w	r3, #0
 80024e4:	00eb      	lsls	r3, r5, #3
 80024e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024ea:	00e2      	lsls	r2, r4, #3
 80024ec:	4614      	mov	r4, r2
 80024ee:	461d      	mov	r5, r3
 80024f0:	4643      	mov	r3, r8
 80024f2:	18e3      	adds	r3, r4, r3
 80024f4:	603b      	str	r3, [r7, #0]
 80024f6:	464b      	mov	r3, r9
 80024f8:	eb45 0303 	adc.w	r3, r5, r3
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	f04f 0200 	mov.w	r2, #0
 8002502:	f04f 0300 	mov.w	r3, #0
 8002506:	e9d7 4500 	ldrd	r4, r5, [r7]
 800250a:	4629      	mov	r1, r5
 800250c:	028b      	lsls	r3, r1, #10
 800250e:	4621      	mov	r1, r4
 8002510:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002514:	4621      	mov	r1, r4
 8002516:	028a      	lsls	r2, r1, #10
 8002518:	4610      	mov	r0, r2
 800251a:	4619      	mov	r1, r3
 800251c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800251e:	2200      	movs	r2, #0
 8002520:	61bb      	str	r3, [r7, #24]
 8002522:	61fa      	str	r2, [r7, #28]
 8002524:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002528:	f7fe fbae 	bl	8000c88 <__aeabi_uldivmod>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4613      	mov	r3, r2
 8002532:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002534:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <HAL_RCC_GetSysClockFreq+0x200>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	0c1b      	lsrs	r3, r3, #16
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	3301      	adds	r3, #1
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002544:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002546:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002548:	fbb2 f3f3 	udiv	r3, r2, r3
 800254c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800254e:	e002      	b.n	8002556 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002550:	4b05      	ldr	r3, [pc, #20]	; (8002568 <HAL_RCC_GetSysClockFreq+0x204>)
 8002552:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002554:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002556:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002558:	4618      	mov	r0, r3
 800255a:	3750      	adds	r7, #80	; 0x50
 800255c:	46bd      	mov	sp, r7
 800255e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002562:	bf00      	nop
 8002564:	40023800 	.word	0x40023800
 8002568:	00f42400 	.word	0x00f42400
 800256c:	007a1200 	.word	0x007a1200

08002570 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002574:	4b03      	ldr	r3, [pc, #12]	; (8002584 <HAL_RCC_GetHCLKFreq+0x14>)
 8002576:	681b      	ldr	r3, [r3, #0]
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	20000000 	.word	0x20000000

08002588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800258c:	f7ff fff0 	bl	8002570 <HAL_RCC_GetHCLKFreq>
 8002590:	4602      	mov	r2, r0
 8002592:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	0a9b      	lsrs	r3, r3, #10
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	4903      	ldr	r1, [pc, #12]	; (80025ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800259e:	5ccb      	ldrb	r3, [r1, r3]
 80025a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40023800 	.word	0x40023800
 80025ac:	080083c8 	.word	0x080083c8

080025b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025b4:	f7ff ffdc 	bl	8002570 <HAL_RCC_GetHCLKFreq>
 80025b8:	4602      	mov	r2, r0
 80025ba:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	0b5b      	lsrs	r3, r3, #13
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	4903      	ldr	r1, [pc, #12]	; (80025d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025c6:	5ccb      	ldrb	r3, [r1, r3]
 80025c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40023800 	.word	0x40023800
 80025d4:	080083c8 	.word	0x080083c8

080025d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e03f      	b.n	800266a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d106      	bne.n	8002604 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7fe ff94 	bl	800152c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2224      	movs	r2, #36	; 0x24
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800261a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f939 	bl	8002894 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002630:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	695a      	ldr	r2, [r3, #20]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002640:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002650:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b08a      	sub	sp, #40	; 0x28
 8002676:	af02      	add	r7, sp, #8
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	4613      	mov	r3, r2
 8002680:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b20      	cmp	r3, #32
 8002690:	f040 808c 	bne.w	80027ac <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_UART_Receive+0x2e>
 800269a:	88fb      	ldrh	r3, [r7, #6]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e084      	b.n	80027ae <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d101      	bne.n	80026b2 <HAL_UART_Receive+0x40>
 80026ae:	2302      	movs	r3, #2
 80026b0:	e07d      	b.n	80027ae <HAL_UART_Receive+0x13c>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2222      	movs	r2, #34	; 0x22
 80026c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026ce:	f7ff f805 	bl	80016dc <HAL_GetTick>
 80026d2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	88fa      	ldrh	r2, [r7, #6]
 80026d8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	88fa      	ldrh	r2, [r7, #6]
 80026de:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e8:	d108      	bne.n	80026fc <HAL_UART_Receive+0x8a>
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d104      	bne.n	80026fc <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	61bb      	str	r3, [r7, #24]
 80026fa:	e003      	b.n	8002704 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002700:	2300      	movs	r3, #0
 8002702:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800270c:	e043      	b.n	8002796 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2200      	movs	r2, #0
 8002716:	2120      	movs	r1, #32
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 f84c 	bl	80027b6 <UART_WaitOnFlagUntilTimeout>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e042      	b.n	80027ae <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10c      	bne.n	8002748 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	b29b      	uxth	r3, r3
 8002736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800273a:	b29a      	uxth	r2, r3
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	3302      	adds	r3, #2
 8002744:	61bb      	str	r3, [r7, #24]
 8002746:	e01f      	b.n	8002788 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002750:	d007      	beq.n	8002762 <HAL_UART_Receive+0xf0>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10a      	bne.n	8002770 <HAL_UART_Receive+0xfe>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d106      	bne.n	8002770 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	b2da      	uxtb	r2, r3
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	701a      	strb	r2, [r3, #0]
 800276e:	e008      	b.n	8002782 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800277c:	b2da      	uxtb	r2, r3
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	3301      	adds	r3, #1
 8002786:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800278c:	b29b      	uxth	r3, r3
 800278e:	3b01      	subs	r3, #1
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800279a:	b29b      	uxth	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1b6      	bne.n	800270e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2220      	movs	r2, #32
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80027a8:	2300      	movs	r3, #0
 80027aa:	e000      	b.n	80027ae <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80027ac:	2302      	movs	r3, #2
  }
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3720      	adds	r7, #32
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b090      	sub	sp, #64	; 0x40
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	603b      	str	r3, [r7, #0]
 80027c2:	4613      	mov	r3, r2
 80027c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027c6:	e050      	b.n	800286a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ce:	d04c      	beq.n	800286a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d007      	beq.n	80027e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80027d6:	f7fe ff81 	bl	80016dc <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d241      	bcs.n	800286a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	330c      	adds	r3, #12
 80027ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f0:	e853 3f00 	ldrex	r3, [r3]
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80027fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	330c      	adds	r3, #12
 8002804:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002806:	637a      	str	r2, [r7, #52]	; 0x34
 8002808:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800280a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800280c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800280e:	e841 2300 	strex	r3, r2, [r1]
 8002812:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1e5      	bne.n	80027e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3314      	adds	r3, #20
 8002820:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	e853 3f00 	ldrex	r3, [r3]
 8002828:	613b      	str	r3, [r7, #16]
   return(result);
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	f023 0301 	bic.w	r3, r3, #1
 8002830:	63bb      	str	r3, [r7, #56]	; 0x38
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	3314      	adds	r3, #20
 8002838:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800283a:	623a      	str	r2, [r7, #32]
 800283c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800283e:	69f9      	ldr	r1, [r7, #28]
 8002840:	6a3a      	ldr	r2, [r7, #32]
 8002842:	e841 2300 	strex	r3, r2, [r1]
 8002846:	61bb      	str	r3, [r7, #24]
   return(result);
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1e5      	bne.n	800281a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2220      	movs	r2, #32
 8002852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2220      	movs	r2, #32
 800285a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e00f      	b.n	800288a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	4013      	ands	r3, r2
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	429a      	cmp	r2, r3
 8002878:	bf0c      	ite	eq
 800287a:	2301      	moveq	r3, #1
 800287c:	2300      	movne	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	461a      	mov	r2, r3
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	429a      	cmp	r2, r3
 8002886:	d09f      	beq.n	80027c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3740      	adds	r7, #64	; 0x40
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002898:	b0c0      	sub	sp, #256	; 0x100
 800289a:	af00      	add	r7, sp, #0
 800289c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	691b      	ldr	r3, [r3, #16]
 80028a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80028ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b0:	68d9      	ldr	r1, [r3, #12]
 80028b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	ea40 0301 	orr.w	r3, r0, r1
 80028bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	431a      	orrs	r2, r3
 80028cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	4313      	orrs	r3, r2
 80028dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80028e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80028ec:	f021 010c 	bic.w	r1, r1, #12
 80028f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80028fa:	430b      	orrs	r3, r1
 80028fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800290a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800290e:	6999      	ldr	r1, [r3, #24]
 8002910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	ea40 0301 	orr.w	r3, r0, r1
 800291a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800291c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b8f      	ldr	r3, [pc, #572]	; (8002b60 <UART_SetConfig+0x2cc>)
 8002924:	429a      	cmp	r2, r3
 8002926:	d005      	beq.n	8002934 <UART_SetConfig+0xa0>
 8002928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	4b8d      	ldr	r3, [pc, #564]	; (8002b64 <UART_SetConfig+0x2d0>)
 8002930:	429a      	cmp	r2, r3
 8002932:	d104      	bne.n	800293e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002934:	f7ff fe3c 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8002938:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800293c:	e003      	b.n	8002946 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800293e:	f7ff fe23 	bl	8002588 <HAL_RCC_GetPCLK1Freq>
 8002942:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002950:	f040 810c 	bne.w	8002b6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002958:	2200      	movs	r2, #0
 800295a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800295e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002962:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002966:	4622      	mov	r2, r4
 8002968:	462b      	mov	r3, r5
 800296a:	1891      	adds	r1, r2, r2
 800296c:	65b9      	str	r1, [r7, #88]	; 0x58
 800296e:	415b      	adcs	r3, r3
 8002970:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002972:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002976:	4621      	mov	r1, r4
 8002978:	eb12 0801 	adds.w	r8, r2, r1
 800297c:	4629      	mov	r1, r5
 800297e:	eb43 0901 	adc.w	r9, r3, r1
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800298e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002996:	4690      	mov	r8, r2
 8002998:	4699      	mov	r9, r3
 800299a:	4623      	mov	r3, r4
 800299c:	eb18 0303 	adds.w	r3, r8, r3
 80029a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80029a4:	462b      	mov	r3, r5
 80029a6:	eb49 0303 	adc.w	r3, r9, r3
 80029aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80029ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80029ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80029be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80029c2:	460b      	mov	r3, r1
 80029c4:	18db      	adds	r3, r3, r3
 80029c6:	653b      	str	r3, [r7, #80]	; 0x50
 80029c8:	4613      	mov	r3, r2
 80029ca:	eb42 0303 	adc.w	r3, r2, r3
 80029ce:	657b      	str	r3, [r7, #84]	; 0x54
 80029d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80029d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80029d8:	f7fe f956 	bl	8000c88 <__aeabi_uldivmod>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4b61      	ldr	r3, [pc, #388]	; (8002b68 <UART_SetConfig+0x2d4>)
 80029e2:	fba3 2302 	umull	r2, r3, r3, r2
 80029e6:	095b      	lsrs	r3, r3, #5
 80029e8:	011c      	lsls	r4, r3, #4
 80029ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029ee:	2200      	movs	r2, #0
 80029f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80029f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80029f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80029fc:	4642      	mov	r2, r8
 80029fe:	464b      	mov	r3, r9
 8002a00:	1891      	adds	r1, r2, r2
 8002a02:	64b9      	str	r1, [r7, #72]	; 0x48
 8002a04:	415b      	adcs	r3, r3
 8002a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002a0c:	4641      	mov	r1, r8
 8002a0e:	eb12 0a01 	adds.w	sl, r2, r1
 8002a12:	4649      	mov	r1, r9
 8002a14:	eb43 0b01 	adc.w	fp, r3, r1
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f04f 0300 	mov.w	r3, #0
 8002a20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a2c:	4692      	mov	sl, r2
 8002a2e:	469b      	mov	fp, r3
 8002a30:	4643      	mov	r3, r8
 8002a32:	eb1a 0303 	adds.w	r3, sl, r3
 8002a36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002a3a:	464b      	mov	r3, r9
 8002a3c:	eb4b 0303 	adc.w	r3, fp, r3
 8002a40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002a50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002a54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	18db      	adds	r3, r3, r3
 8002a5c:	643b      	str	r3, [r7, #64]	; 0x40
 8002a5e:	4613      	mov	r3, r2
 8002a60:	eb42 0303 	adc.w	r3, r2, r3
 8002a64:	647b      	str	r3, [r7, #68]	; 0x44
 8002a66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002a6e:	f7fe f90b 	bl	8000c88 <__aeabi_uldivmod>
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	4611      	mov	r1, r2
 8002a78:	4b3b      	ldr	r3, [pc, #236]	; (8002b68 <UART_SetConfig+0x2d4>)
 8002a7a:	fba3 2301 	umull	r2, r3, r3, r1
 8002a7e:	095b      	lsrs	r3, r3, #5
 8002a80:	2264      	movs	r2, #100	; 0x64
 8002a82:	fb02 f303 	mul.w	r3, r2, r3
 8002a86:	1acb      	subs	r3, r1, r3
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002a8e:	4b36      	ldr	r3, [pc, #216]	; (8002b68 <UART_SetConfig+0x2d4>)
 8002a90:	fba3 2302 	umull	r2, r3, r3, r2
 8002a94:	095b      	lsrs	r3, r3, #5
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a9c:	441c      	add	r4, r3
 8002a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002aa8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002aac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ab0:	4642      	mov	r2, r8
 8002ab2:	464b      	mov	r3, r9
 8002ab4:	1891      	adds	r1, r2, r2
 8002ab6:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ab8:	415b      	adcs	r3, r3
 8002aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002abc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ac0:	4641      	mov	r1, r8
 8002ac2:	1851      	adds	r1, r2, r1
 8002ac4:	6339      	str	r1, [r7, #48]	; 0x30
 8002ac6:	4649      	mov	r1, r9
 8002ac8:	414b      	adcs	r3, r1
 8002aca:	637b      	str	r3, [r7, #52]	; 0x34
 8002acc:	f04f 0200 	mov.w	r2, #0
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002ad8:	4659      	mov	r1, fp
 8002ada:	00cb      	lsls	r3, r1, #3
 8002adc:	4651      	mov	r1, sl
 8002ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ae2:	4651      	mov	r1, sl
 8002ae4:	00ca      	lsls	r2, r1, #3
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4603      	mov	r3, r0
 8002aec:	4642      	mov	r2, r8
 8002aee:	189b      	adds	r3, r3, r2
 8002af0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002af4:	464b      	mov	r3, r9
 8002af6:	460a      	mov	r2, r1
 8002af8:	eb42 0303 	adc.w	r3, r2, r3
 8002afc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002b0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002b10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002b14:	460b      	mov	r3, r1
 8002b16:	18db      	adds	r3, r3, r3
 8002b18:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	eb42 0303 	adc.w	r3, r2, r3
 8002b20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002b2a:	f7fe f8ad 	bl	8000c88 <__aeabi_uldivmod>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4b0d      	ldr	r3, [pc, #52]	; (8002b68 <UART_SetConfig+0x2d4>)
 8002b34:	fba3 1302 	umull	r1, r3, r3, r2
 8002b38:	095b      	lsrs	r3, r3, #5
 8002b3a:	2164      	movs	r1, #100	; 0x64
 8002b3c:	fb01 f303 	mul.w	r3, r1, r3
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	3332      	adds	r3, #50	; 0x32
 8002b46:	4a08      	ldr	r2, [pc, #32]	; (8002b68 <UART_SetConfig+0x2d4>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	095b      	lsrs	r3, r3, #5
 8002b4e:	f003 0207 	and.w	r2, r3, #7
 8002b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4422      	add	r2, r4
 8002b5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b5c:	e105      	b.n	8002d6a <UART_SetConfig+0x4d6>
 8002b5e:	bf00      	nop
 8002b60:	40011000 	.word	0x40011000
 8002b64:	40011400 	.word	0x40011400
 8002b68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b70:	2200      	movs	r2, #0
 8002b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002b76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002b7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002b7e:	4642      	mov	r2, r8
 8002b80:	464b      	mov	r3, r9
 8002b82:	1891      	adds	r1, r2, r2
 8002b84:	6239      	str	r1, [r7, #32]
 8002b86:	415b      	adcs	r3, r3
 8002b88:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b8e:	4641      	mov	r1, r8
 8002b90:	1854      	adds	r4, r2, r1
 8002b92:	4649      	mov	r1, r9
 8002b94:	eb43 0501 	adc.w	r5, r3, r1
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	00eb      	lsls	r3, r5, #3
 8002ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ba6:	00e2      	lsls	r2, r4, #3
 8002ba8:	4614      	mov	r4, r2
 8002baa:	461d      	mov	r5, r3
 8002bac:	4643      	mov	r3, r8
 8002bae:	18e3      	adds	r3, r4, r3
 8002bb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002bb4:	464b      	mov	r3, r9
 8002bb6:	eb45 0303 	adc.w	r3, r5, r3
 8002bba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002bca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	f04f 0300 	mov.w	r3, #0
 8002bd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002bda:	4629      	mov	r1, r5
 8002bdc:	008b      	lsls	r3, r1, #2
 8002bde:	4621      	mov	r1, r4
 8002be0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002be4:	4621      	mov	r1, r4
 8002be6:	008a      	lsls	r2, r1, #2
 8002be8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002bec:	f7fe f84c 	bl	8000c88 <__aeabi_uldivmod>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	4b60      	ldr	r3, [pc, #384]	; (8002d78 <UART_SetConfig+0x4e4>)
 8002bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8002bfa:	095b      	lsrs	r3, r3, #5
 8002bfc:	011c      	lsls	r4, r3, #4
 8002bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c02:	2200      	movs	r2, #0
 8002c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002c0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002c10:	4642      	mov	r2, r8
 8002c12:	464b      	mov	r3, r9
 8002c14:	1891      	adds	r1, r2, r2
 8002c16:	61b9      	str	r1, [r7, #24]
 8002c18:	415b      	adcs	r3, r3
 8002c1a:	61fb      	str	r3, [r7, #28]
 8002c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c20:	4641      	mov	r1, r8
 8002c22:	1851      	adds	r1, r2, r1
 8002c24:	6139      	str	r1, [r7, #16]
 8002c26:	4649      	mov	r1, r9
 8002c28:	414b      	adcs	r3, r1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f04f 0300 	mov.w	r3, #0
 8002c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c38:	4659      	mov	r1, fp
 8002c3a:	00cb      	lsls	r3, r1, #3
 8002c3c:	4651      	mov	r1, sl
 8002c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c42:	4651      	mov	r1, sl
 8002c44:	00ca      	lsls	r2, r1, #3
 8002c46:	4610      	mov	r0, r2
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	4642      	mov	r2, r8
 8002c4e:	189b      	adds	r3, r3, r2
 8002c50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002c54:	464b      	mov	r3, r9
 8002c56:	460a      	mov	r2, r1
 8002c58:	eb42 0303 	adc.w	r3, r2, r3
 8002c5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	67bb      	str	r3, [r7, #120]	; 0x78
 8002c6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002c78:	4649      	mov	r1, r9
 8002c7a:	008b      	lsls	r3, r1, #2
 8002c7c:	4641      	mov	r1, r8
 8002c7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c82:	4641      	mov	r1, r8
 8002c84:	008a      	lsls	r2, r1, #2
 8002c86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002c8a:	f7fd fffd 	bl	8000c88 <__aeabi_uldivmod>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4b39      	ldr	r3, [pc, #228]	; (8002d78 <UART_SetConfig+0x4e4>)
 8002c94:	fba3 1302 	umull	r1, r3, r3, r2
 8002c98:	095b      	lsrs	r3, r3, #5
 8002c9a:	2164      	movs	r1, #100	; 0x64
 8002c9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	3332      	adds	r3, #50	; 0x32
 8002ca6:	4a34      	ldr	r2, [pc, #208]	; (8002d78 <UART_SetConfig+0x4e4>)
 8002ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cac:	095b      	lsrs	r3, r3, #5
 8002cae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cb2:	441c      	add	r4, r3
 8002cb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cb8:	2200      	movs	r2, #0
 8002cba:	673b      	str	r3, [r7, #112]	; 0x70
 8002cbc:	677a      	str	r2, [r7, #116]	; 0x74
 8002cbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002cc2:	4642      	mov	r2, r8
 8002cc4:	464b      	mov	r3, r9
 8002cc6:	1891      	adds	r1, r2, r2
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	415b      	adcs	r3, r3
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cd2:	4641      	mov	r1, r8
 8002cd4:	1851      	adds	r1, r2, r1
 8002cd6:	6039      	str	r1, [r7, #0]
 8002cd8:	4649      	mov	r1, r9
 8002cda:	414b      	adcs	r3, r1
 8002cdc:	607b      	str	r3, [r7, #4]
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002cea:	4659      	mov	r1, fp
 8002cec:	00cb      	lsls	r3, r1, #3
 8002cee:	4651      	mov	r1, sl
 8002cf0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cf4:	4651      	mov	r1, sl
 8002cf6:	00ca      	lsls	r2, r1, #3
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	4642      	mov	r2, r8
 8002d00:	189b      	adds	r3, r3, r2
 8002d02:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d04:	464b      	mov	r3, r9
 8002d06:	460a      	mov	r2, r1
 8002d08:	eb42 0303 	adc.w	r3, r2, r3
 8002d0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	663b      	str	r3, [r7, #96]	; 0x60
 8002d18:	667a      	str	r2, [r7, #100]	; 0x64
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002d26:	4649      	mov	r1, r9
 8002d28:	008b      	lsls	r3, r1, #2
 8002d2a:	4641      	mov	r1, r8
 8002d2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d30:	4641      	mov	r1, r8
 8002d32:	008a      	lsls	r2, r1, #2
 8002d34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002d38:	f7fd ffa6 	bl	8000c88 <__aeabi_uldivmod>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <UART_SetConfig+0x4e4>)
 8002d42:	fba3 1302 	umull	r1, r3, r3, r2
 8002d46:	095b      	lsrs	r3, r3, #5
 8002d48:	2164      	movs	r1, #100	; 0x64
 8002d4a:	fb01 f303 	mul.w	r3, r1, r3
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	3332      	adds	r3, #50	; 0x32
 8002d54:	4a08      	ldr	r2, [pc, #32]	; (8002d78 <UART_SetConfig+0x4e4>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	f003 020f 	and.w	r2, r3, #15
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4422      	add	r2, r4
 8002d68:	609a      	str	r2, [r3, #8]
}
 8002d6a:	bf00      	nop
 8002d6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002d70:	46bd      	mov	sp, r7
 8002d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d76:	bf00      	nop
 8002d78:	51eb851f 	.word	0x51eb851f

08002d7c <__errno>:
 8002d7c:	4b01      	ldr	r3, [pc, #4]	; (8002d84 <__errno+0x8>)
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	2000000c 	.word	0x2000000c

08002d88 <__libc_init_array>:
 8002d88:	b570      	push	{r4, r5, r6, lr}
 8002d8a:	4d0d      	ldr	r5, [pc, #52]	; (8002dc0 <__libc_init_array+0x38>)
 8002d8c:	4c0d      	ldr	r4, [pc, #52]	; (8002dc4 <__libc_init_array+0x3c>)
 8002d8e:	1b64      	subs	r4, r4, r5
 8002d90:	10a4      	asrs	r4, r4, #2
 8002d92:	2600      	movs	r6, #0
 8002d94:	42a6      	cmp	r6, r4
 8002d96:	d109      	bne.n	8002dac <__libc_init_array+0x24>
 8002d98:	4d0b      	ldr	r5, [pc, #44]	; (8002dc8 <__libc_init_array+0x40>)
 8002d9a:	4c0c      	ldr	r4, [pc, #48]	; (8002dcc <__libc_init_array+0x44>)
 8002d9c:	f005 faea 	bl	8008374 <_init>
 8002da0:	1b64      	subs	r4, r4, r5
 8002da2:	10a4      	asrs	r4, r4, #2
 8002da4:	2600      	movs	r6, #0
 8002da6:	42a6      	cmp	r6, r4
 8002da8:	d105      	bne.n	8002db6 <__libc_init_array+0x2e>
 8002daa:	bd70      	pop	{r4, r5, r6, pc}
 8002dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002db0:	4798      	blx	r3
 8002db2:	3601      	adds	r6, #1
 8002db4:	e7ee      	b.n	8002d94 <__libc_init_array+0xc>
 8002db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dba:	4798      	blx	r3
 8002dbc:	3601      	adds	r6, #1
 8002dbe:	e7f2      	b.n	8002da6 <__libc_init_array+0x1e>
 8002dc0:	0800889c 	.word	0x0800889c
 8002dc4:	0800889c 	.word	0x0800889c
 8002dc8:	0800889c 	.word	0x0800889c
 8002dcc:	080088a0 	.word	0x080088a0

08002dd0 <memset>:
 8002dd0:	4402      	add	r2, r0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d100      	bne.n	8002dda <memset+0xa>
 8002dd8:	4770      	bx	lr
 8002dda:	f803 1b01 	strb.w	r1, [r3], #1
 8002dde:	e7f9      	b.n	8002dd4 <memset+0x4>

08002de0 <__cvt>:
 8002de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002de4:	ec55 4b10 	vmov	r4, r5, d0
 8002de8:	2d00      	cmp	r5, #0
 8002dea:	460e      	mov	r6, r1
 8002dec:	4619      	mov	r1, r3
 8002dee:	462b      	mov	r3, r5
 8002df0:	bfbb      	ittet	lt
 8002df2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002df6:	461d      	movlt	r5, r3
 8002df8:	2300      	movge	r3, #0
 8002dfa:	232d      	movlt	r3, #45	; 0x2d
 8002dfc:	700b      	strb	r3, [r1, #0]
 8002dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002e04:	4691      	mov	r9, r2
 8002e06:	f023 0820 	bic.w	r8, r3, #32
 8002e0a:	bfbc      	itt	lt
 8002e0c:	4622      	movlt	r2, r4
 8002e0e:	4614      	movlt	r4, r2
 8002e10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002e14:	d005      	beq.n	8002e22 <__cvt+0x42>
 8002e16:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002e1a:	d100      	bne.n	8002e1e <__cvt+0x3e>
 8002e1c:	3601      	adds	r6, #1
 8002e1e:	2102      	movs	r1, #2
 8002e20:	e000      	b.n	8002e24 <__cvt+0x44>
 8002e22:	2103      	movs	r1, #3
 8002e24:	ab03      	add	r3, sp, #12
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	ab02      	add	r3, sp, #8
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	ec45 4b10 	vmov	d0, r4, r5
 8002e30:	4653      	mov	r3, sl
 8002e32:	4632      	mov	r2, r6
 8002e34:	f001 fea4 	bl	8004b80 <_dtoa_r>
 8002e38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002e3c:	4607      	mov	r7, r0
 8002e3e:	d102      	bne.n	8002e46 <__cvt+0x66>
 8002e40:	f019 0f01 	tst.w	r9, #1
 8002e44:	d022      	beq.n	8002e8c <__cvt+0xac>
 8002e46:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002e4a:	eb07 0906 	add.w	r9, r7, r6
 8002e4e:	d110      	bne.n	8002e72 <__cvt+0x92>
 8002e50:	783b      	ldrb	r3, [r7, #0]
 8002e52:	2b30      	cmp	r3, #48	; 0x30
 8002e54:	d10a      	bne.n	8002e6c <__cvt+0x8c>
 8002e56:	2200      	movs	r2, #0
 8002e58:	2300      	movs	r3, #0
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	4629      	mov	r1, r5
 8002e5e:	f7fd fe33 	bl	8000ac8 <__aeabi_dcmpeq>
 8002e62:	b918      	cbnz	r0, 8002e6c <__cvt+0x8c>
 8002e64:	f1c6 0601 	rsb	r6, r6, #1
 8002e68:	f8ca 6000 	str.w	r6, [sl]
 8002e6c:	f8da 3000 	ldr.w	r3, [sl]
 8002e70:	4499      	add	r9, r3
 8002e72:	2200      	movs	r2, #0
 8002e74:	2300      	movs	r3, #0
 8002e76:	4620      	mov	r0, r4
 8002e78:	4629      	mov	r1, r5
 8002e7a:	f7fd fe25 	bl	8000ac8 <__aeabi_dcmpeq>
 8002e7e:	b108      	cbz	r0, 8002e84 <__cvt+0xa4>
 8002e80:	f8cd 900c 	str.w	r9, [sp, #12]
 8002e84:	2230      	movs	r2, #48	; 0x30
 8002e86:	9b03      	ldr	r3, [sp, #12]
 8002e88:	454b      	cmp	r3, r9
 8002e8a:	d307      	bcc.n	8002e9c <__cvt+0xbc>
 8002e8c:	9b03      	ldr	r3, [sp, #12]
 8002e8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002e90:	1bdb      	subs	r3, r3, r7
 8002e92:	4638      	mov	r0, r7
 8002e94:	6013      	str	r3, [r2, #0]
 8002e96:	b004      	add	sp, #16
 8002e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e9c:	1c59      	adds	r1, r3, #1
 8002e9e:	9103      	str	r1, [sp, #12]
 8002ea0:	701a      	strb	r2, [r3, #0]
 8002ea2:	e7f0      	b.n	8002e86 <__cvt+0xa6>

08002ea4 <__exponent>:
 8002ea4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2900      	cmp	r1, #0
 8002eaa:	bfb8      	it	lt
 8002eac:	4249      	neglt	r1, r1
 8002eae:	f803 2b02 	strb.w	r2, [r3], #2
 8002eb2:	bfb4      	ite	lt
 8002eb4:	222d      	movlt	r2, #45	; 0x2d
 8002eb6:	222b      	movge	r2, #43	; 0x2b
 8002eb8:	2909      	cmp	r1, #9
 8002eba:	7042      	strb	r2, [r0, #1]
 8002ebc:	dd2a      	ble.n	8002f14 <__exponent+0x70>
 8002ebe:	f10d 0407 	add.w	r4, sp, #7
 8002ec2:	46a4      	mov	ip, r4
 8002ec4:	270a      	movs	r7, #10
 8002ec6:	46a6      	mov	lr, r4
 8002ec8:	460a      	mov	r2, r1
 8002eca:	fb91 f6f7 	sdiv	r6, r1, r7
 8002ece:	fb07 1516 	mls	r5, r7, r6, r1
 8002ed2:	3530      	adds	r5, #48	; 0x30
 8002ed4:	2a63      	cmp	r2, #99	; 0x63
 8002ed6:	f104 34ff 	add.w	r4, r4, #4294967295
 8002eda:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002ede:	4631      	mov	r1, r6
 8002ee0:	dcf1      	bgt.n	8002ec6 <__exponent+0x22>
 8002ee2:	3130      	adds	r1, #48	; 0x30
 8002ee4:	f1ae 0502 	sub.w	r5, lr, #2
 8002ee8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002eec:	1c44      	adds	r4, r0, #1
 8002eee:	4629      	mov	r1, r5
 8002ef0:	4561      	cmp	r1, ip
 8002ef2:	d30a      	bcc.n	8002f0a <__exponent+0x66>
 8002ef4:	f10d 0209 	add.w	r2, sp, #9
 8002ef8:	eba2 020e 	sub.w	r2, r2, lr
 8002efc:	4565      	cmp	r5, ip
 8002efe:	bf88      	it	hi
 8002f00:	2200      	movhi	r2, #0
 8002f02:	4413      	add	r3, r2
 8002f04:	1a18      	subs	r0, r3, r0
 8002f06:	b003      	add	sp, #12
 8002f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f0e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002f12:	e7ed      	b.n	8002ef0 <__exponent+0x4c>
 8002f14:	2330      	movs	r3, #48	; 0x30
 8002f16:	3130      	adds	r1, #48	; 0x30
 8002f18:	7083      	strb	r3, [r0, #2]
 8002f1a:	70c1      	strb	r1, [r0, #3]
 8002f1c:	1d03      	adds	r3, r0, #4
 8002f1e:	e7f1      	b.n	8002f04 <__exponent+0x60>

08002f20 <_printf_float>:
 8002f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f24:	ed2d 8b02 	vpush	{d8}
 8002f28:	b08d      	sub	sp, #52	; 0x34
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002f30:	4616      	mov	r6, r2
 8002f32:	461f      	mov	r7, r3
 8002f34:	4605      	mov	r5, r0
 8002f36:	f003 f967 	bl	8006208 <_localeconv_r>
 8002f3a:	f8d0 a000 	ldr.w	sl, [r0]
 8002f3e:	4650      	mov	r0, sl
 8002f40:	f7fd f946 	bl	80001d0 <strlen>
 8002f44:	2300      	movs	r3, #0
 8002f46:	930a      	str	r3, [sp, #40]	; 0x28
 8002f48:	6823      	ldr	r3, [r4, #0]
 8002f4a:	9305      	str	r3, [sp, #20]
 8002f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8002f50:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002f54:	3307      	adds	r3, #7
 8002f56:	f023 0307 	bic.w	r3, r3, #7
 8002f5a:	f103 0208 	add.w	r2, r3, #8
 8002f5e:	f8c8 2000 	str.w	r2, [r8]
 8002f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f66:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002f6a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002f6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002f72:	9307      	str	r3, [sp, #28]
 8002f74:	f8cd 8018 	str.w	r8, [sp, #24]
 8002f78:	ee08 0a10 	vmov	s16, r0
 8002f7c:	4b9f      	ldr	r3, [pc, #636]	; (80031fc <_printf_float+0x2dc>)
 8002f7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002f82:	f04f 32ff 	mov.w	r2, #4294967295
 8002f86:	f7fd fdd1 	bl	8000b2c <__aeabi_dcmpun>
 8002f8a:	bb88      	cbnz	r0, 8002ff0 <_printf_float+0xd0>
 8002f8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002f90:	4b9a      	ldr	r3, [pc, #616]	; (80031fc <_printf_float+0x2dc>)
 8002f92:	f04f 32ff 	mov.w	r2, #4294967295
 8002f96:	f7fd fdab 	bl	8000af0 <__aeabi_dcmple>
 8002f9a:	bb48      	cbnz	r0, 8002ff0 <_printf_float+0xd0>
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	4640      	mov	r0, r8
 8002fa2:	4649      	mov	r1, r9
 8002fa4:	f7fd fd9a 	bl	8000adc <__aeabi_dcmplt>
 8002fa8:	b110      	cbz	r0, 8002fb0 <_printf_float+0x90>
 8002faa:	232d      	movs	r3, #45	; 0x2d
 8002fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fb0:	4b93      	ldr	r3, [pc, #588]	; (8003200 <_printf_float+0x2e0>)
 8002fb2:	4894      	ldr	r0, [pc, #592]	; (8003204 <_printf_float+0x2e4>)
 8002fb4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002fb8:	bf94      	ite	ls
 8002fba:	4698      	movls	r8, r3
 8002fbc:	4680      	movhi	r8, r0
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	6123      	str	r3, [r4, #16]
 8002fc2:	9b05      	ldr	r3, [sp, #20]
 8002fc4:	f023 0204 	bic.w	r2, r3, #4
 8002fc8:	6022      	str	r2, [r4, #0]
 8002fca:	f04f 0900 	mov.w	r9, #0
 8002fce:	9700      	str	r7, [sp, #0]
 8002fd0:	4633      	mov	r3, r6
 8002fd2:	aa0b      	add	r2, sp, #44	; 0x2c
 8002fd4:	4621      	mov	r1, r4
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	f000 f9d8 	bl	800338c <_printf_common>
 8002fdc:	3001      	adds	r0, #1
 8002fde:	f040 8090 	bne.w	8003102 <_printf_float+0x1e2>
 8002fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe6:	b00d      	add	sp, #52	; 0x34
 8002fe8:	ecbd 8b02 	vpop	{d8}
 8002fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ff0:	4642      	mov	r2, r8
 8002ff2:	464b      	mov	r3, r9
 8002ff4:	4640      	mov	r0, r8
 8002ff6:	4649      	mov	r1, r9
 8002ff8:	f7fd fd98 	bl	8000b2c <__aeabi_dcmpun>
 8002ffc:	b140      	cbz	r0, 8003010 <_printf_float+0xf0>
 8002ffe:	464b      	mov	r3, r9
 8003000:	2b00      	cmp	r3, #0
 8003002:	bfbc      	itt	lt
 8003004:	232d      	movlt	r3, #45	; 0x2d
 8003006:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800300a:	487f      	ldr	r0, [pc, #508]	; (8003208 <_printf_float+0x2e8>)
 800300c:	4b7f      	ldr	r3, [pc, #508]	; (800320c <_printf_float+0x2ec>)
 800300e:	e7d1      	b.n	8002fb4 <_printf_float+0x94>
 8003010:	6863      	ldr	r3, [r4, #4]
 8003012:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003016:	9206      	str	r2, [sp, #24]
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	d13f      	bne.n	800309c <_printf_float+0x17c>
 800301c:	2306      	movs	r3, #6
 800301e:	6063      	str	r3, [r4, #4]
 8003020:	9b05      	ldr	r3, [sp, #20]
 8003022:	6861      	ldr	r1, [r4, #4]
 8003024:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003028:	2300      	movs	r3, #0
 800302a:	9303      	str	r3, [sp, #12]
 800302c:	ab0a      	add	r3, sp, #40	; 0x28
 800302e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003032:	ab09      	add	r3, sp, #36	; 0x24
 8003034:	ec49 8b10 	vmov	d0, r8, r9
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	6022      	str	r2, [r4, #0]
 800303c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003040:	4628      	mov	r0, r5
 8003042:	f7ff fecd 	bl	8002de0 <__cvt>
 8003046:	9b06      	ldr	r3, [sp, #24]
 8003048:	9909      	ldr	r1, [sp, #36]	; 0x24
 800304a:	2b47      	cmp	r3, #71	; 0x47
 800304c:	4680      	mov	r8, r0
 800304e:	d108      	bne.n	8003062 <_printf_float+0x142>
 8003050:	1cc8      	adds	r0, r1, #3
 8003052:	db02      	blt.n	800305a <_printf_float+0x13a>
 8003054:	6863      	ldr	r3, [r4, #4]
 8003056:	4299      	cmp	r1, r3
 8003058:	dd41      	ble.n	80030de <_printf_float+0x1be>
 800305a:	f1ab 0b02 	sub.w	fp, fp, #2
 800305e:	fa5f fb8b 	uxtb.w	fp, fp
 8003062:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003066:	d820      	bhi.n	80030aa <_printf_float+0x18a>
 8003068:	3901      	subs	r1, #1
 800306a:	465a      	mov	r2, fp
 800306c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003070:	9109      	str	r1, [sp, #36]	; 0x24
 8003072:	f7ff ff17 	bl	8002ea4 <__exponent>
 8003076:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003078:	1813      	adds	r3, r2, r0
 800307a:	2a01      	cmp	r2, #1
 800307c:	4681      	mov	r9, r0
 800307e:	6123      	str	r3, [r4, #16]
 8003080:	dc02      	bgt.n	8003088 <_printf_float+0x168>
 8003082:	6822      	ldr	r2, [r4, #0]
 8003084:	07d2      	lsls	r2, r2, #31
 8003086:	d501      	bpl.n	800308c <_printf_float+0x16c>
 8003088:	3301      	adds	r3, #1
 800308a:	6123      	str	r3, [r4, #16]
 800308c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003090:	2b00      	cmp	r3, #0
 8003092:	d09c      	beq.n	8002fce <_printf_float+0xae>
 8003094:	232d      	movs	r3, #45	; 0x2d
 8003096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800309a:	e798      	b.n	8002fce <_printf_float+0xae>
 800309c:	9a06      	ldr	r2, [sp, #24]
 800309e:	2a47      	cmp	r2, #71	; 0x47
 80030a0:	d1be      	bne.n	8003020 <_printf_float+0x100>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1bc      	bne.n	8003020 <_printf_float+0x100>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e7b9      	b.n	800301e <_printf_float+0xfe>
 80030aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80030ae:	d118      	bne.n	80030e2 <_printf_float+0x1c2>
 80030b0:	2900      	cmp	r1, #0
 80030b2:	6863      	ldr	r3, [r4, #4]
 80030b4:	dd0b      	ble.n	80030ce <_printf_float+0x1ae>
 80030b6:	6121      	str	r1, [r4, #16]
 80030b8:	b913      	cbnz	r3, 80030c0 <_printf_float+0x1a0>
 80030ba:	6822      	ldr	r2, [r4, #0]
 80030bc:	07d0      	lsls	r0, r2, #31
 80030be:	d502      	bpl.n	80030c6 <_printf_float+0x1a6>
 80030c0:	3301      	adds	r3, #1
 80030c2:	440b      	add	r3, r1
 80030c4:	6123      	str	r3, [r4, #16]
 80030c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80030c8:	f04f 0900 	mov.w	r9, #0
 80030cc:	e7de      	b.n	800308c <_printf_float+0x16c>
 80030ce:	b913      	cbnz	r3, 80030d6 <_printf_float+0x1b6>
 80030d0:	6822      	ldr	r2, [r4, #0]
 80030d2:	07d2      	lsls	r2, r2, #31
 80030d4:	d501      	bpl.n	80030da <_printf_float+0x1ba>
 80030d6:	3302      	adds	r3, #2
 80030d8:	e7f4      	b.n	80030c4 <_printf_float+0x1a4>
 80030da:	2301      	movs	r3, #1
 80030dc:	e7f2      	b.n	80030c4 <_printf_float+0x1a4>
 80030de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80030e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030e4:	4299      	cmp	r1, r3
 80030e6:	db05      	blt.n	80030f4 <_printf_float+0x1d4>
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	6121      	str	r1, [r4, #16]
 80030ec:	07d8      	lsls	r0, r3, #31
 80030ee:	d5ea      	bpl.n	80030c6 <_printf_float+0x1a6>
 80030f0:	1c4b      	adds	r3, r1, #1
 80030f2:	e7e7      	b.n	80030c4 <_printf_float+0x1a4>
 80030f4:	2900      	cmp	r1, #0
 80030f6:	bfd4      	ite	le
 80030f8:	f1c1 0202 	rsble	r2, r1, #2
 80030fc:	2201      	movgt	r2, #1
 80030fe:	4413      	add	r3, r2
 8003100:	e7e0      	b.n	80030c4 <_printf_float+0x1a4>
 8003102:	6823      	ldr	r3, [r4, #0]
 8003104:	055a      	lsls	r2, r3, #21
 8003106:	d407      	bmi.n	8003118 <_printf_float+0x1f8>
 8003108:	6923      	ldr	r3, [r4, #16]
 800310a:	4642      	mov	r2, r8
 800310c:	4631      	mov	r1, r6
 800310e:	4628      	mov	r0, r5
 8003110:	47b8      	blx	r7
 8003112:	3001      	adds	r0, #1
 8003114:	d12c      	bne.n	8003170 <_printf_float+0x250>
 8003116:	e764      	b.n	8002fe2 <_printf_float+0xc2>
 8003118:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800311c:	f240 80e0 	bls.w	80032e0 <_printf_float+0x3c0>
 8003120:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003124:	2200      	movs	r2, #0
 8003126:	2300      	movs	r3, #0
 8003128:	f7fd fcce 	bl	8000ac8 <__aeabi_dcmpeq>
 800312c:	2800      	cmp	r0, #0
 800312e:	d034      	beq.n	800319a <_printf_float+0x27a>
 8003130:	4a37      	ldr	r2, [pc, #220]	; (8003210 <_printf_float+0x2f0>)
 8003132:	2301      	movs	r3, #1
 8003134:	4631      	mov	r1, r6
 8003136:	4628      	mov	r0, r5
 8003138:	47b8      	blx	r7
 800313a:	3001      	adds	r0, #1
 800313c:	f43f af51 	beq.w	8002fe2 <_printf_float+0xc2>
 8003140:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003144:	429a      	cmp	r2, r3
 8003146:	db02      	blt.n	800314e <_printf_float+0x22e>
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	07d8      	lsls	r0, r3, #31
 800314c:	d510      	bpl.n	8003170 <_printf_float+0x250>
 800314e:	ee18 3a10 	vmov	r3, s16
 8003152:	4652      	mov	r2, sl
 8003154:	4631      	mov	r1, r6
 8003156:	4628      	mov	r0, r5
 8003158:	47b8      	blx	r7
 800315a:	3001      	adds	r0, #1
 800315c:	f43f af41 	beq.w	8002fe2 <_printf_float+0xc2>
 8003160:	f04f 0800 	mov.w	r8, #0
 8003164:	f104 091a 	add.w	r9, r4, #26
 8003168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800316a:	3b01      	subs	r3, #1
 800316c:	4543      	cmp	r3, r8
 800316e:	dc09      	bgt.n	8003184 <_printf_float+0x264>
 8003170:	6823      	ldr	r3, [r4, #0]
 8003172:	079b      	lsls	r3, r3, #30
 8003174:	f100 8105 	bmi.w	8003382 <_printf_float+0x462>
 8003178:	68e0      	ldr	r0, [r4, #12]
 800317a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800317c:	4298      	cmp	r0, r3
 800317e:	bfb8      	it	lt
 8003180:	4618      	movlt	r0, r3
 8003182:	e730      	b.n	8002fe6 <_printf_float+0xc6>
 8003184:	2301      	movs	r3, #1
 8003186:	464a      	mov	r2, r9
 8003188:	4631      	mov	r1, r6
 800318a:	4628      	mov	r0, r5
 800318c:	47b8      	blx	r7
 800318e:	3001      	adds	r0, #1
 8003190:	f43f af27 	beq.w	8002fe2 <_printf_float+0xc2>
 8003194:	f108 0801 	add.w	r8, r8, #1
 8003198:	e7e6      	b.n	8003168 <_printf_float+0x248>
 800319a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800319c:	2b00      	cmp	r3, #0
 800319e:	dc39      	bgt.n	8003214 <_printf_float+0x2f4>
 80031a0:	4a1b      	ldr	r2, [pc, #108]	; (8003210 <_printf_float+0x2f0>)
 80031a2:	2301      	movs	r3, #1
 80031a4:	4631      	mov	r1, r6
 80031a6:	4628      	mov	r0, r5
 80031a8:	47b8      	blx	r7
 80031aa:	3001      	adds	r0, #1
 80031ac:	f43f af19 	beq.w	8002fe2 <_printf_float+0xc2>
 80031b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031b4:	4313      	orrs	r3, r2
 80031b6:	d102      	bne.n	80031be <_printf_float+0x29e>
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	07d9      	lsls	r1, r3, #31
 80031bc:	d5d8      	bpl.n	8003170 <_printf_float+0x250>
 80031be:	ee18 3a10 	vmov	r3, s16
 80031c2:	4652      	mov	r2, sl
 80031c4:	4631      	mov	r1, r6
 80031c6:	4628      	mov	r0, r5
 80031c8:	47b8      	blx	r7
 80031ca:	3001      	adds	r0, #1
 80031cc:	f43f af09 	beq.w	8002fe2 <_printf_float+0xc2>
 80031d0:	f04f 0900 	mov.w	r9, #0
 80031d4:	f104 0a1a 	add.w	sl, r4, #26
 80031d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031da:	425b      	negs	r3, r3
 80031dc:	454b      	cmp	r3, r9
 80031de:	dc01      	bgt.n	80031e4 <_printf_float+0x2c4>
 80031e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031e2:	e792      	b.n	800310a <_printf_float+0x1ea>
 80031e4:	2301      	movs	r3, #1
 80031e6:	4652      	mov	r2, sl
 80031e8:	4631      	mov	r1, r6
 80031ea:	4628      	mov	r0, r5
 80031ec:	47b8      	blx	r7
 80031ee:	3001      	adds	r0, #1
 80031f0:	f43f aef7 	beq.w	8002fe2 <_printf_float+0xc2>
 80031f4:	f109 0901 	add.w	r9, r9, #1
 80031f8:	e7ee      	b.n	80031d8 <_printf_float+0x2b8>
 80031fa:	bf00      	nop
 80031fc:	7fefffff 	.word	0x7fefffff
 8003200:	080083d4 	.word	0x080083d4
 8003204:	080083d8 	.word	0x080083d8
 8003208:	080083e0 	.word	0x080083e0
 800320c:	080083dc 	.word	0x080083dc
 8003210:	08008841 	.word	0x08008841
 8003214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003216:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003218:	429a      	cmp	r2, r3
 800321a:	bfa8      	it	ge
 800321c:	461a      	movge	r2, r3
 800321e:	2a00      	cmp	r2, #0
 8003220:	4691      	mov	r9, r2
 8003222:	dc37      	bgt.n	8003294 <_printf_float+0x374>
 8003224:	f04f 0b00 	mov.w	fp, #0
 8003228:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800322c:	f104 021a 	add.w	r2, r4, #26
 8003230:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003232:	9305      	str	r3, [sp, #20]
 8003234:	eba3 0309 	sub.w	r3, r3, r9
 8003238:	455b      	cmp	r3, fp
 800323a:	dc33      	bgt.n	80032a4 <_printf_float+0x384>
 800323c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003240:	429a      	cmp	r2, r3
 8003242:	db3b      	blt.n	80032bc <_printf_float+0x39c>
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	07da      	lsls	r2, r3, #31
 8003248:	d438      	bmi.n	80032bc <_printf_float+0x39c>
 800324a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800324c:	9a05      	ldr	r2, [sp, #20]
 800324e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003250:	1a9a      	subs	r2, r3, r2
 8003252:	eba3 0901 	sub.w	r9, r3, r1
 8003256:	4591      	cmp	r9, r2
 8003258:	bfa8      	it	ge
 800325a:	4691      	movge	r9, r2
 800325c:	f1b9 0f00 	cmp.w	r9, #0
 8003260:	dc35      	bgt.n	80032ce <_printf_float+0x3ae>
 8003262:	f04f 0800 	mov.w	r8, #0
 8003266:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800326a:	f104 0a1a 	add.w	sl, r4, #26
 800326e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003272:	1a9b      	subs	r3, r3, r2
 8003274:	eba3 0309 	sub.w	r3, r3, r9
 8003278:	4543      	cmp	r3, r8
 800327a:	f77f af79 	ble.w	8003170 <_printf_float+0x250>
 800327e:	2301      	movs	r3, #1
 8003280:	4652      	mov	r2, sl
 8003282:	4631      	mov	r1, r6
 8003284:	4628      	mov	r0, r5
 8003286:	47b8      	blx	r7
 8003288:	3001      	adds	r0, #1
 800328a:	f43f aeaa 	beq.w	8002fe2 <_printf_float+0xc2>
 800328e:	f108 0801 	add.w	r8, r8, #1
 8003292:	e7ec      	b.n	800326e <_printf_float+0x34e>
 8003294:	4613      	mov	r3, r2
 8003296:	4631      	mov	r1, r6
 8003298:	4642      	mov	r2, r8
 800329a:	4628      	mov	r0, r5
 800329c:	47b8      	blx	r7
 800329e:	3001      	adds	r0, #1
 80032a0:	d1c0      	bne.n	8003224 <_printf_float+0x304>
 80032a2:	e69e      	b.n	8002fe2 <_printf_float+0xc2>
 80032a4:	2301      	movs	r3, #1
 80032a6:	4631      	mov	r1, r6
 80032a8:	4628      	mov	r0, r5
 80032aa:	9205      	str	r2, [sp, #20]
 80032ac:	47b8      	blx	r7
 80032ae:	3001      	adds	r0, #1
 80032b0:	f43f ae97 	beq.w	8002fe2 <_printf_float+0xc2>
 80032b4:	9a05      	ldr	r2, [sp, #20]
 80032b6:	f10b 0b01 	add.w	fp, fp, #1
 80032ba:	e7b9      	b.n	8003230 <_printf_float+0x310>
 80032bc:	ee18 3a10 	vmov	r3, s16
 80032c0:	4652      	mov	r2, sl
 80032c2:	4631      	mov	r1, r6
 80032c4:	4628      	mov	r0, r5
 80032c6:	47b8      	blx	r7
 80032c8:	3001      	adds	r0, #1
 80032ca:	d1be      	bne.n	800324a <_printf_float+0x32a>
 80032cc:	e689      	b.n	8002fe2 <_printf_float+0xc2>
 80032ce:	9a05      	ldr	r2, [sp, #20]
 80032d0:	464b      	mov	r3, r9
 80032d2:	4442      	add	r2, r8
 80032d4:	4631      	mov	r1, r6
 80032d6:	4628      	mov	r0, r5
 80032d8:	47b8      	blx	r7
 80032da:	3001      	adds	r0, #1
 80032dc:	d1c1      	bne.n	8003262 <_printf_float+0x342>
 80032de:	e680      	b.n	8002fe2 <_printf_float+0xc2>
 80032e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80032e2:	2a01      	cmp	r2, #1
 80032e4:	dc01      	bgt.n	80032ea <_printf_float+0x3ca>
 80032e6:	07db      	lsls	r3, r3, #31
 80032e8:	d538      	bpl.n	800335c <_printf_float+0x43c>
 80032ea:	2301      	movs	r3, #1
 80032ec:	4642      	mov	r2, r8
 80032ee:	4631      	mov	r1, r6
 80032f0:	4628      	mov	r0, r5
 80032f2:	47b8      	blx	r7
 80032f4:	3001      	adds	r0, #1
 80032f6:	f43f ae74 	beq.w	8002fe2 <_printf_float+0xc2>
 80032fa:	ee18 3a10 	vmov	r3, s16
 80032fe:	4652      	mov	r2, sl
 8003300:	4631      	mov	r1, r6
 8003302:	4628      	mov	r0, r5
 8003304:	47b8      	blx	r7
 8003306:	3001      	adds	r0, #1
 8003308:	f43f ae6b 	beq.w	8002fe2 <_printf_float+0xc2>
 800330c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003310:	2200      	movs	r2, #0
 8003312:	2300      	movs	r3, #0
 8003314:	f7fd fbd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8003318:	b9d8      	cbnz	r0, 8003352 <_printf_float+0x432>
 800331a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800331c:	f108 0201 	add.w	r2, r8, #1
 8003320:	3b01      	subs	r3, #1
 8003322:	4631      	mov	r1, r6
 8003324:	4628      	mov	r0, r5
 8003326:	47b8      	blx	r7
 8003328:	3001      	adds	r0, #1
 800332a:	d10e      	bne.n	800334a <_printf_float+0x42a>
 800332c:	e659      	b.n	8002fe2 <_printf_float+0xc2>
 800332e:	2301      	movs	r3, #1
 8003330:	4652      	mov	r2, sl
 8003332:	4631      	mov	r1, r6
 8003334:	4628      	mov	r0, r5
 8003336:	47b8      	blx	r7
 8003338:	3001      	adds	r0, #1
 800333a:	f43f ae52 	beq.w	8002fe2 <_printf_float+0xc2>
 800333e:	f108 0801 	add.w	r8, r8, #1
 8003342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003344:	3b01      	subs	r3, #1
 8003346:	4543      	cmp	r3, r8
 8003348:	dcf1      	bgt.n	800332e <_printf_float+0x40e>
 800334a:	464b      	mov	r3, r9
 800334c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003350:	e6dc      	b.n	800310c <_printf_float+0x1ec>
 8003352:	f04f 0800 	mov.w	r8, #0
 8003356:	f104 0a1a 	add.w	sl, r4, #26
 800335a:	e7f2      	b.n	8003342 <_printf_float+0x422>
 800335c:	2301      	movs	r3, #1
 800335e:	4642      	mov	r2, r8
 8003360:	e7df      	b.n	8003322 <_printf_float+0x402>
 8003362:	2301      	movs	r3, #1
 8003364:	464a      	mov	r2, r9
 8003366:	4631      	mov	r1, r6
 8003368:	4628      	mov	r0, r5
 800336a:	47b8      	blx	r7
 800336c:	3001      	adds	r0, #1
 800336e:	f43f ae38 	beq.w	8002fe2 <_printf_float+0xc2>
 8003372:	f108 0801 	add.w	r8, r8, #1
 8003376:	68e3      	ldr	r3, [r4, #12]
 8003378:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800337a:	1a5b      	subs	r3, r3, r1
 800337c:	4543      	cmp	r3, r8
 800337e:	dcf0      	bgt.n	8003362 <_printf_float+0x442>
 8003380:	e6fa      	b.n	8003178 <_printf_float+0x258>
 8003382:	f04f 0800 	mov.w	r8, #0
 8003386:	f104 0919 	add.w	r9, r4, #25
 800338a:	e7f4      	b.n	8003376 <_printf_float+0x456>

0800338c <_printf_common>:
 800338c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003390:	4616      	mov	r6, r2
 8003392:	4699      	mov	r9, r3
 8003394:	688a      	ldr	r2, [r1, #8]
 8003396:	690b      	ldr	r3, [r1, #16]
 8003398:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800339c:	4293      	cmp	r3, r2
 800339e:	bfb8      	it	lt
 80033a0:	4613      	movlt	r3, r2
 80033a2:	6033      	str	r3, [r6, #0]
 80033a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033a8:	4607      	mov	r7, r0
 80033aa:	460c      	mov	r4, r1
 80033ac:	b10a      	cbz	r2, 80033b2 <_printf_common+0x26>
 80033ae:	3301      	adds	r3, #1
 80033b0:	6033      	str	r3, [r6, #0]
 80033b2:	6823      	ldr	r3, [r4, #0]
 80033b4:	0699      	lsls	r1, r3, #26
 80033b6:	bf42      	ittt	mi
 80033b8:	6833      	ldrmi	r3, [r6, #0]
 80033ba:	3302      	addmi	r3, #2
 80033bc:	6033      	strmi	r3, [r6, #0]
 80033be:	6825      	ldr	r5, [r4, #0]
 80033c0:	f015 0506 	ands.w	r5, r5, #6
 80033c4:	d106      	bne.n	80033d4 <_printf_common+0x48>
 80033c6:	f104 0a19 	add.w	sl, r4, #25
 80033ca:	68e3      	ldr	r3, [r4, #12]
 80033cc:	6832      	ldr	r2, [r6, #0]
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	42ab      	cmp	r3, r5
 80033d2:	dc26      	bgt.n	8003422 <_printf_common+0x96>
 80033d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033d8:	1e13      	subs	r3, r2, #0
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	bf18      	it	ne
 80033de:	2301      	movne	r3, #1
 80033e0:	0692      	lsls	r2, r2, #26
 80033e2:	d42b      	bmi.n	800343c <_printf_common+0xb0>
 80033e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033e8:	4649      	mov	r1, r9
 80033ea:	4638      	mov	r0, r7
 80033ec:	47c0      	blx	r8
 80033ee:	3001      	adds	r0, #1
 80033f0:	d01e      	beq.n	8003430 <_printf_common+0xa4>
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	68e5      	ldr	r5, [r4, #12]
 80033f6:	6832      	ldr	r2, [r6, #0]
 80033f8:	f003 0306 	and.w	r3, r3, #6
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	bf08      	it	eq
 8003400:	1aad      	subeq	r5, r5, r2
 8003402:	68a3      	ldr	r3, [r4, #8]
 8003404:	6922      	ldr	r2, [r4, #16]
 8003406:	bf0c      	ite	eq
 8003408:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800340c:	2500      	movne	r5, #0
 800340e:	4293      	cmp	r3, r2
 8003410:	bfc4      	itt	gt
 8003412:	1a9b      	subgt	r3, r3, r2
 8003414:	18ed      	addgt	r5, r5, r3
 8003416:	2600      	movs	r6, #0
 8003418:	341a      	adds	r4, #26
 800341a:	42b5      	cmp	r5, r6
 800341c:	d11a      	bne.n	8003454 <_printf_common+0xc8>
 800341e:	2000      	movs	r0, #0
 8003420:	e008      	b.n	8003434 <_printf_common+0xa8>
 8003422:	2301      	movs	r3, #1
 8003424:	4652      	mov	r2, sl
 8003426:	4649      	mov	r1, r9
 8003428:	4638      	mov	r0, r7
 800342a:	47c0      	blx	r8
 800342c:	3001      	adds	r0, #1
 800342e:	d103      	bne.n	8003438 <_printf_common+0xac>
 8003430:	f04f 30ff 	mov.w	r0, #4294967295
 8003434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003438:	3501      	adds	r5, #1
 800343a:	e7c6      	b.n	80033ca <_printf_common+0x3e>
 800343c:	18e1      	adds	r1, r4, r3
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	2030      	movs	r0, #48	; 0x30
 8003442:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003446:	4422      	add	r2, r4
 8003448:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800344c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003450:	3302      	adds	r3, #2
 8003452:	e7c7      	b.n	80033e4 <_printf_common+0x58>
 8003454:	2301      	movs	r3, #1
 8003456:	4622      	mov	r2, r4
 8003458:	4649      	mov	r1, r9
 800345a:	4638      	mov	r0, r7
 800345c:	47c0      	blx	r8
 800345e:	3001      	adds	r0, #1
 8003460:	d0e6      	beq.n	8003430 <_printf_common+0xa4>
 8003462:	3601      	adds	r6, #1
 8003464:	e7d9      	b.n	800341a <_printf_common+0x8e>
	...

08003468 <_printf_i>:
 8003468:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800346c:	7e0f      	ldrb	r7, [r1, #24]
 800346e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003470:	2f78      	cmp	r7, #120	; 0x78
 8003472:	4691      	mov	r9, r2
 8003474:	4680      	mov	r8, r0
 8003476:	460c      	mov	r4, r1
 8003478:	469a      	mov	sl, r3
 800347a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800347e:	d807      	bhi.n	8003490 <_printf_i+0x28>
 8003480:	2f62      	cmp	r7, #98	; 0x62
 8003482:	d80a      	bhi.n	800349a <_printf_i+0x32>
 8003484:	2f00      	cmp	r7, #0
 8003486:	f000 80d8 	beq.w	800363a <_printf_i+0x1d2>
 800348a:	2f58      	cmp	r7, #88	; 0x58
 800348c:	f000 80a3 	beq.w	80035d6 <_printf_i+0x16e>
 8003490:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003494:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003498:	e03a      	b.n	8003510 <_printf_i+0xa8>
 800349a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800349e:	2b15      	cmp	r3, #21
 80034a0:	d8f6      	bhi.n	8003490 <_printf_i+0x28>
 80034a2:	a101      	add	r1, pc, #4	; (adr r1, 80034a8 <_printf_i+0x40>)
 80034a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80034a8:	08003501 	.word	0x08003501
 80034ac:	08003515 	.word	0x08003515
 80034b0:	08003491 	.word	0x08003491
 80034b4:	08003491 	.word	0x08003491
 80034b8:	08003491 	.word	0x08003491
 80034bc:	08003491 	.word	0x08003491
 80034c0:	08003515 	.word	0x08003515
 80034c4:	08003491 	.word	0x08003491
 80034c8:	08003491 	.word	0x08003491
 80034cc:	08003491 	.word	0x08003491
 80034d0:	08003491 	.word	0x08003491
 80034d4:	08003621 	.word	0x08003621
 80034d8:	08003545 	.word	0x08003545
 80034dc:	08003603 	.word	0x08003603
 80034e0:	08003491 	.word	0x08003491
 80034e4:	08003491 	.word	0x08003491
 80034e8:	08003643 	.word	0x08003643
 80034ec:	08003491 	.word	0x08003491
 80034f0:	08003545 	.word	0x08003545
 80034f4:	08003491 	.word	0x08003491
 80034f8:	08003491 	.word	0x08003491
 80034fc:	0800360b 	.word	0x0800360b
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	1d1a      	adds	r2, r3, #4
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	602a      	str	r2, [r5, #0]
 8003508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800350c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003510:	2301      	movs	r3, #1
 8003512:	e0a3      	b.n	800365c <_printf_i+0x1f4>
 8003514:	6820      	ldr	r0, [r4, #0]
 8003516:	6829      	ldr	r1, [r5, #0]
 8003518:	0606      	lsls	r6, r0, #24
 800351a:	f101 0304 	add.w	r3, r1, #4
 800351e:	d50a      	bpl.n	8003536 <_printf_i+0xce>
 8003520:	680e      	ldr	r6, [r1, #0]
 8003522:	602b      	str	r3, [r5, #0]
 8003524:	2e00      	cmp	r6, #0
 8003526:	da03      	bge.n	8003530 <_printf_i+0xc8>
 8003528:	232d      	movs	r3, #45	; 0x2d
 800352a:	4276      	negs	r6, r6
 800352c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003530:	485e      	ldr	r0, [pc, #376]	; (80036ac <_printf_i+0x244>)
 8003532:	230a      	movs	r3, #10
 8003534:	e019      	b.n	800356a <_printf_i+0x102>
 8003536:	680e      	ldr	r6, [r1, #0]
 8003538:	602b      	str	r3, [r5, #0]
 800353a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800353e:	bf18      	it	ne
 8003540:	b236      	sxthne	r6, r6
 8003542:	e7ef      	b.n	8003524 <_printf_i+0xbc>
 8003544:	682b      	ldr	r3, [r5, #0]
 8003546:	6820      	ldr	r0, [r4, #0]
 8003548:	1d19      	adds	r1, r3, #4
 800354a:	6029      	str	r1, [r5, #0]
 800354c:	0601      	lsls	r1, r0, #24
 800354e:	d501      	bpl.n	8003554 <_printf_i+0xec>
 8003550:	681e      	ldr	r6, [r3, #0]
 8003552:	e002      	b.n	800355a <_printf_i+0xf2>
 8003554:	0646      	lsls	r6, r0, #25
 8003556:	d5fb      	bpl.n	8003550 <_printf_i+0xe8>
 8003558:	881e      	ldrh	r6, [r3, #0]
 800355a:	4854      	ldr	r0, [pc, #336]	; (80036ac <_printf_i+0x244>)
 800355c:	2f6f      	cmp	r7, #111	; 0x6f
 800355e:	bf0c      	ite	eq
 8003560:	2308      	moveq	r3, #8
 8003562:	230a      	movne	r3, #10
 8003564:	2100      	movs	r1, #0
 8003566:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800356a:	6865      	ldr	r5, [r4, #4]
 800356c:	60a5      	str	r5, [r4, #8]
 800356e:	2d00      	cmp	r5, #0
 8003570:	bfa2      	ittt	ge
 8003572:	6821      	ldrge	r1, [r4, #0]
 8003574:	f021 0104 	bicge.w	r1, r1, #4
 8003578:	6021      	strge	r1, [r4, #0]
 800357a:	b90e      	cbnz	r6, 8003580 <_printf_i+0x118>
 800357c:	2d00      	cmp	r5, #0
 800357e:	d04d      	beq.n	800361c <_printf_i+0x1b4>
 8003580:	4615      	mov	r5, r2
 8003582:	fbb6 f1f3 	udiv	r1, r6, r3
 8003586:	fb03 6711 	mls	r7, r3, r1, r6
 800358a:	5dc7      	ldrb	r7, [r0, r7]
 800358c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003590:	4637      	mov	r7, r6
 8003592:	42bb      	cmp	r3, r7
 8003594:	460e      	mov	r6, r1
 8003596:	d9f4      	bls.n	8003582 <_printf_i+0x11a>
 8003598:	2b08      	cmp	r3, #8
 800359a:	d10b      	bne.n	80035b4 <_printf_i+0x14c>
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	07de      	lsls	r6, r3, #31
 80035a0:	d508      	bpl.n	80035b4 <_printf_i+0x14c>
 80035a2:	6923      	ldr	r3, [r4, #16]
 80035a4:	6861      	ldr	r1, [r4, #4]
 80035a6:	4299      	cmp	r1, r3
 80035a8:	bfde      	ittt	le
 80035aa:	2330      	movle	r3, #48	; 0x30
 80035ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80035b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80035b4:	1b52      	subs	r2, r2, r5
 80035b6:	6122      	str	r2, [r4, #16]
 80035b8:	f8cd a000 	str.w	sl, [sp]
 80035bc:	464b      	mov	r3, r9
 80035be:	aa03      	add	r2, sp, #12
 80035c0:	4621      	mov	r1, r4
 80035c2:	4640      	mov	r0, r8
 80035c4:	f7ff fee2 	bl	800338c <_printf_common>
 80035c8:	3001      	adds	r0, #1
 80035ca:	d14c      	bne.n	8003666 <_printf_i+0x1fe>
 80035cc:	f04f 30ff 	mov.w	r0, #4294967295
 80035d0:	b004      	add	sp, #16
 80035d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035d6:	4835      	ldr	r0, [pc, #212]	; (80036ac <_printf_i+0x244>)
 80035d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80035dc:	6829      	ldr	r1, [r5, #0]
 80035de:	6823      	ldr	r3, [r4, #0]
 80035e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80035e4:	6029      	str	r1, [r5, #0]
 80035e6:	061d      	lsls	r5, r3, #24
 80035e8:	d514      	bpl.n	8003614 <_printf_i+0x1ac>
 80035ea:	07df      	lsls	r7, r3, #31
 80035ec:	bf44      	itt	mi
 80035ee:	f043 0320 	orrmi.w	r3, r3, #32
 80035f2:	6023      	strmi	r3, [r4, #0]
 80035f4:	b91e      	cbnz	r6, 80035fe <_printf_i+0x196>
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	f023 0320 	bic.w	r3, r3, #32
 80035fc:	6023      	str	r3, [r4, #0]
 80035fe:	2310      	movs	r3, #16
 8003600:	e7b0      	b.n	8003564 <_printf_i+0xfc>
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	f043 0320 	orr.w	r3, r3, #32
 8003608:	6023      	str	r3, [r4, #0]
 800360a:	2378      	movs	r3, #120	; 0x78
 800360c:	4828      	ldr	r0, [pc, #160]	; (80036b0 <_printf_i+0x248>)
 800360e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003612:	e7e3      	b.n	80035dc <_printf_i+0x174>
 8003614:	0659      	lsls	r1, r3, #25
 8003616:	bf48      	it	mi
 8003618:	b2b6      	uxthmi	r6, r6
 800361a:	e7e6      	b.n	80035ea <_printf_i+0x182>
 800361c:	4615      	mov	r5, r2
 800361e:	e7bb      	b.n	8003598 <_printf_i+0x130>
 8003620:	682b      	ldr	r3, [r5, #0]
 8003622:	6826      	ldr	r6, [r4, #0]
 8003624:	6961      	ldr	r1, [r4, #20]
 8003626:	1d18      	adds	r0, r3, #4
 8003628:	6028      	str	r0, [r5, #0]
 800362a:	0635      	lsls	r5, r6, #24
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	d501      	bpl.n	8003634 <_printf_i+0x1cc>
 8003630:	6019      	str	r1, [r3, #0]
 8003632:	e002      	b.n	800363a <_printf_i+0x1d2>
 8003634:	0670      	lsls	r0, r6, #25
 8003636:	d5fb      	bpl.n	8003630 <_printf_i+0x1c8>
 8003638:	8019      	strh	r1, [r3, #0]
 800363a:	2300      	movs	r3, #0
 800363c:	6123      	str	r3, [r4, #16]
 800363e:	4615      	mov	r5, r2
 8003640:	e7ba      	b.n	80035b8 <_printf_i+0x150>
 8003642:	682b      	ldr	r3, [r5, #0]
 8003644:	1d1a      	adds	r2, r3, #4
 8003646:	602a      	str	r2, [r5, #0]
 8003648:	681d      	ldr	r5, [r3, #0]
 800364a:	6862      	ldr	r2, [r4, #4]
 800364c:	2100      	movs	r1, #0
 800364e:	4628      	mov	r0, r5
 8003650:	f7fc fdc6 	bl	80001e0 <memchr>
 8003654:	b108      	cbz	r0, 800365a <_printf_i+0x1f2>
 8003656:	1b40      	subs	r0, r0, r5
 8003658:	6060      	str	r0, [r4, #4]
 800365a:	6863      	ldr	r3, [r4, #4]
 800365c:	6123      	str	r3, [r4, #16]
 800365e:	2300      	movs	r3, #0
 8003660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003664:	e7a8      	b.n	80035b8 <_printf_i+0x150>
 8003666:	6923      	ldr	r3, [r4, #16]
 8003668:	462a      	mov	r2, r5
 800366a:	4649      	mov	r1, r9
 800366c:	4640      	mov	r0, r8
 800366e:	47d0      	blx	sl
 8003670:	3001      	adds	r0, #1
 8003672:	d0ab      	beq.n	80035cc <_printf_i+0x164>
 8003674:	6823      	ldr	r3, [r4, #0]
 8003676:	079b      	lsls	r3, r3, #30
 8003678:	d413      	bmi.n	80036a2 <_printf_i+0x23a>
 800367a:	68e0      	ldr	r0, [r4, #12]
 800367c:	9b03      	ldr	r3, [sp, #12]
 800367e:	4298      	cmp	r0, r3
 8003680:	bfb8      	it	lt
 8003682:	4618      	movlt	r0, r3
 8003684:	e7a4      	b.n	80035d0 <_printf_i+0x168>
 8003686:	2301      	movs	r3, #1
 8003688:	4632      	mov	r2, r6
 800368a:	4649      	mov	r1, r9
 800368c:	4640      	mov	r0, r8
 800368e:	47d0      	blx	sl
 8003690:	3001      	adds	r0, #1
 8003692:	d09b      	beq.n	80035cc <_printf_i+0x164>
 8003694:	3501      	adds	r5, #1
 8003696:	68e3      	ldr	r3, [r4, #12]
 8003698:	9903      	ldr	r1, [sp, #12]
 800369a:	1a5b      	subs	r3, r3, r1
 800369c:	42ab      	cmp	r3, r5
 800369e:	dcf2      	bgt.n	8003686 <_printf_i+0x21e>
 80036a0:	e7eb      	b.n	800367a <_printf_i+0x212>
 80036a2:	2500      	movs	r5, #0
 80036a4:	f104 0619 	add.w	r6, r4, #25
 80036a8:	e7f5      	b.n	8003696 <_printf_i+0x22e>
 80036aa:	bf00      	nop
 80036ac:	080083e4 	.word	0x080083e4
 80036b0:	080083f5 	.word	0x080083f5

080036b4 <_scanf_float>:
 80036b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b8:	b087      	sub	sp, #28
 80036ba:	4617      	mov	r7, r2
 80036bc:	9303      	str	r3, [sp, #12]
 80036be:	688b      	ldr	r3, [r1, #8]
 80036c0:	1e5a      	subs	r2, r3, #1
 80036c2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80036c6:	bf83      	ittte	hi
 80036c8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80036cc:	195b      	addhi	r3, r3, r5
 80036ce:	9302      	strhi	r3, [sp, #8]
 80036d0:	2300      	movls	r3, #0
 80036d2:	bf86      	itte	hi
 80036d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80036d8:	608b      	strhi	r3, [r1, #8]
 80036da:	9302      	strls	r3, [sp, #8]
 80036dc:	680b      	ldr	r3, [r1, #0]
 80036de:	468b      	mov	fp, r1
 80036e0:	2500      	movs	r5, #0
 80036e2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80036e6:	f84b 3b1c 	str.w	r3, [fp], #28
 80036ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80036ee:	4680      	mov	r8, r0
 80036f0:	460c      	mov	r4, r1
 80036f2:	465e      	mov	r6, fp
 80036f4:	46aa      	mov	sl, r5
 80036f6:	46a9      	mov	r9, r5
 80036f8:	9501      	str	r5, [sp, #4]
 80036fa:	68a2      	ldr	r2, [r4, #8]
 80036fc:	b152      	cbz	r2, 8003714 <_scanf_float+0x60>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b4e      	cmp	r3, #78	; 0x4e
 8003704:	d864      	bhi.n	80037d0 <_scanf_float+0x11c>
 8003706:	2b40      	cmp	r3, #64	; 0x40
 8003708:	d83c      	bhi.n	8003784 <_scanf_float+0xd0>
 800370a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800370e:	b2c8      	uxtb	r0, r1
 8003710:	280e      	cmp	r0, #14
 8003712:	d93a      	bls.n	800378a <_scanf_float+0xd6>
 8003714:	f1b9 0f00 	cmp.w	r9, #0
 8003718:	d003      	beq.n	8003722 <_scanf_float+0x6e>
 800371a:	6823      	ldr	r3, [r4, #0]
 800371c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003720:	6023      	str	r3, [r4, #0]
 8003722:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003726:	f1ba 0f01 	cmp.w	sl, #1
 800372a:	f200 8113 	bhi.w	8003954 <_scanf_float+0x2a0>
 800372e:	455e      	cmp	r6, fp
 8003730:	f200 8105 	bhi.w	800393e <_scanf_float+0x28a>
 8003734:	2501      	movs	r5, #1
 8003736:	4628      	mov	r0, r5
 8003738:	b007      	add	sp, #28
 800373a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800373e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003742:	2a0d      	cmp	r2, #13
 8003744:	d8e6      	bhi.n	8003714 <_scanf_float+0x60>
 8003746:	a101      	add	r1, pc, #4	; (adr r1, 800374c <_scanf_float+0x98>)
 8003748:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800374c:	0800388b 	.word	0x0800388b
 8003750:	08003715 	.word	0x08003715
 8003754:	08003715 	.word	0x08003715
 8003758:	08003715 	.word	0x08003715
 800375c:	080038eb 	.word	0x080038eb
 8003760:	080038c3 	.word	0x080038c3
 8003764:	08003715 	.word	0x08003715
 8003768:	08003715 	.word	0x08003715
 800376c:	08003899 	.word	0x08003899
 8003770:	08003715 	.word	0x08003715
 8003774:	08003715 	.word	0x08003715
 8003778:	08003715 	.word	0x08003715
 800377c:	08003715 	.word	0x08003715
 8003780:	08003851 	.word	0x08003851
 8003784:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003788:	e7db      	b.n	8003742 <_scanf_float+0x8e>
 800378a:	290e      	cmp	r1, #14
 800378c:	d8c2      	bhi.n	8003714 <_scanf_float+0x60>
 800378e:	a001      	add	r0, pc, #4	; (adr r0, 8003794 <_scanf_float+0xe0>)
 8003790:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003794:	08003843 	.word	0x08003843
 8003798:	08003715 	.word	0x08003715
 800379c:	08003843 	.word	0x08003843
 80037a0:	080038d7 	.word	0x080038d7
 80037a4:	08003715 	.word	0x08003715
 80037a8:	080037f1 	.word	0x080037f1
 80037ac:	0800382d 	.word	0x0800382d
 80037b0:	0800382d 	.word	0x0800382d
 80037b4:	0800382d 	.word	0x0800382d
 80037b8:	0800382d 	.word	0x0800382d
 80037bc:	0800382d 	.word	0x0800382d
 80037c0:	0800382d 	.word	0x0800382d
 80037c4:	0800382d 	.word	0x0800382d
 80037c8:	0800382d 	.word	0x0800382d
 80037cc:	0800382d 	.word	0x0800382d
 80037d0:	2b6e      	cmp	r3, #110	; 0x6e
 80037d2:	d809      	bhi.n	80037e8 <_scanf_float+0x134>
 80037d4:	2b60      	cmp	r3, #96	; 0x60
 80037d6:	d8b2      	bhi.n	800373e <_scanf_float+0x8a>
 80037d8:	2b54      	cmp	r3, #84	; 0x54
 80037da:	d077      	beq.n	80038cc <_scanf_float+0x218>
 80037dc:	2b59      	cmp	r3, #89	; 0x59
 80037de:	d199      	bne.n	8003714 <_scanf_float+0x60>
 80037e0:	2d07      	cmp	r5, #7
 80037e2:	d197      	bne.n	8003714 <_scanf_float+0x60>
 80037e4:	2508      	movs	r5, #8
 80037e6:	e029      	b.n	800383c <_scanf_float+0x188>
 80037e8:	2b74      	cmp	r3, #116	; 0x74
 80037ea:	d06f      	beq.n	80038cc <_scanf_float+0x218>
 80037ec:	2b79      	cmp	r3, #121	; 0x79
 80037ee:	e7f6      	b.n	80037de <_scanf_float+0x12a>
 80037f0:	6821      	ldr	r1, [r4, #0]
 80037f2:	05c8      	lsls	r0, r1, #23
 80037f4:	d51a      	bpl.n	800382c <_scanf_float+0x178>
 80037f6:	9b02      	ldr	r3, [sp, #8]
 80037f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80037fc:	6021      	str	r1, [r4, #0]
 80037fe:	f109 0901 	add.w	r9, r9, #1
 8003802:	b11b      	cbz	r3, 800380c <_scanf_float+0x158>
 8003804:	3b01      	subs	r3, #1
 8003806:	3201      	adds	r2, #1
 8003808:	9302      	str	r3, [sp, #8]
 800380a:	60a2      	str	r2, [r4, #8]
 800380c:	68a3      	ldr	r3, [r4, #8]
 800380e:	3b01      	subs	r3, #1
 8003810:	60a3      	str	r3, [r4, #8]
 8003812:	6923      	ldr	r3, [r4, #16]
 8003814:	3301      	adds	r3, #1
 8003816:	6123      	str	r3, [r4, #16]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3b01      	subs	r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	607b      	str	r3, [r7, #4]
 8003820:	f340 8084 	ble.w	800392c <_scanf_float+0x278>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	3301      	adds	r3, #1
 8003828:	603b      	str	r3, [r7, #0]
 800382a:	e766      	b.n	80036fa <_scanf_float+0x46>
 800382c:	eb1a 0f05 	cmn.w	sl, r5
 8003830:	f47f af70 	bne.w	8003714 <_scanf_float+0x60>
 8003834:	6822      	ldr	r2, [r4, #0]
 8003836:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800383a:	6022      	str	r2, [r4, #0]
 800383c:	f806 3b01 	strb.w	r3, [r6], #1
 8003840:	e7e4      	b.n	800380c <_scanf_float+0x158>
 8003842:	6822      	ldr	r2, [r4, #0]
 8003844:	0610      	lsls	r0, r2, #24
 8003846:	f57f af65 	bpl.w	8003714 <_scanf_float+0x60>
 800384a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800384e:	e7f4      	b.n	800383a <_scanf_float+0x186>
 8003850:	f1ba 0f00 	cmp.w	sl, #0
 8003854:	d10e      	bne.n	8003874 <_scanf_float+0x1c0>
 8003856:	f1b9 0f00 	cmp.w	r9, #0
 800385a:	d10e      	bne.n	800387a <_scanf_float+0x1c6>
 800385c:	6822      	ldr	r2, [r4, #0]
 800385e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003862:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003866:	d108      	bne.n	800387a <_scanf_float+0x1c6>
 8003868:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800386c:	6022      	str	r2, [r4, #0]
 800386e:	f04f 0a01 	mov.w	sl, #1
 8003872:	e7e3      	b.n	800383c <_scanf_float+0x188>
 8003874:	f1ba 0f02 	cmp.w	sl, #2
 8003878:	d055      	beq.n	8003926 <_scanf_float+0x272>
 800387a:	2d01      	cmp	r5, #1
 800387c:	d002      	beq.n	8003884 <_scanf_float+0x1d0>
 800387e:	2d04      	cmp	r5, #4
 8003880:	f47f af48 	bne.w	8003714 <_scanf_float+0x60>
 8003884:	3501      	adds	r5, #1
 8003886:	b2ed      	uxtb	r5, r5
 8003888:	e7d8      	b.n	800383c <_scanf_float+0x188>
 800388a:	f1ba 0f01 	cmp.w	sl, #1
 800388e:	f47f af41 	bne.w	8003714 <_scanf_float+0x60>
 8003892:	f04f 0a02 	mov.w	sl, #2
 8003896:	e7d1      	b.n	800383c <_scanf_float+0x188>
 8003898:	b97d      	cbnz	r5, 80038ba <_scanf_float+0x206>
 800389a:	f1b9 0f00 	cmp.w	r9, #0
 800389e:	f47f af3c 	bne.w	800371a <_scanf_float+0x66>
 80038a2:	6822      	ldr	r2, [r4, #0]
 80038a4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80038a8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80038ac:	f47f af39 	bne.w	8003722 <_scanf_float+0x6e>
 80038b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80038b4:	6022      	str	r2, [r4, #0]
 80038b6:	2501      	movs	r5, #1
 80038b8:	e7c0      	b.n	800383c <_scanf_float+0x188>
 80038ba:	2d03      	cmp	r5, #3
 80038bc:	d0e2      	beq.n	8003884 <_scanf_float+0x1d0>
 80038be:	2d05      	cmp	r5, #5
 80038c0:	e7de      	b.n	8003880 <_scanf_float+0x1cc>
 80038c2:	2d02      	cmp	r5, #2
 80038c4:	f47f af26 	bne.w	8003714 <_scanf_float+0x60>
 80038c8:	2503      	movs	r5, #3
 80038ca:	e7b7      	b.n	800383c <_scanf_float+0x188>
 80038cc:	2d06      	cmp	r5, #6
 80038ce:	f47f af21 	bne.w	8003714 <_scanf_float+0x60>
 80038d2:	2507      	movs	r5, #7
 80038d4:	e7b2      	b.n	800383c <_scanf_float+0x188>
 80038d6:	6822      	ldr	r2, [r4, #0]
 80038d8:	0591      	lsls	r1, r2, #22
 80038da:	f57f af1b 	bpl.w	8003714 <_scanf_float+0x60>
 80038de:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80038e2:	6022      	str	r2, [r4, #0]
 80038e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80038e8:	e7a8      	b.n	800383c <_scanf_float+0x188>
 80038ea:	6822      	ldr	r2, [r4, #0]
 80038ec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80038f0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80038f4:	d006      	beq.n	8003904 <_scanf_float+0x250>
 80038f6:	0550      	lsls	r0, r2, #21
 80038f8:	f57f af0c 	bpl.w	8003714 <_scanf_float+0x60>
 80038fc:	f1b9 0f00 	cmp.w	r9, #0
 8003900:	f43f af0f 	beq.w	8003722 <_scanf_float+0x6e>
 8003904:	0591      	lsls	r1, r2, #22
 8003906:	bf58      	it	pl
 8003908:	9901      	ldrpl	r1, [sp, #4]
 800390a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800390e:	bf58      	it	pl
 8003910:	eba9 0101 	subpl.w	r1, r9, r1
 8003914:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003918:	bf58      	it	pl
 800391a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800391e:	6022      	str	r2, [r4, #0]
 8003920:	f04f 0900 	mov.w	r9, #0
 8003924:	e78a      	b.n	800383c <_scanf_float+0x188>
 8003926:	f04f 0a03 	mov.w	sl, #3
 800392a:	e787      	b.n	800383c <_scanf_float+0x188>
 800392c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003930:	4639      	mov	r1, r7
 8003932:	4640      	mov	r0, r8
 8003934:	4798      	blx	r3
 8003936:	2800      	cmp	r0, #0
 8003938:	f43f aedf 	beq.w	80036fa <_scanf_float+0x46>
 800393c:	e6ea      	b.n	8003714 <_scanf_float+0x60>
 800393e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003942:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003946:	463a      	mov	r2, r7
 8003948:	4640      	mov	r0, r8
 800394a:	4798      	blx	r3
 800394c:	6923      	ldr	r3, [r4, #16]
 800394e:	3b01      	subs	r3, #1
 8003950:	6123      	str	r3, [r4, #16]
 8003952:	e6ec      	b.n	800372e <_scanf_float+0x7a>
 8003954:	1e6b      	subs	r3, r5, #1
 8003956:	2b06      	cmp	r3, #6
 8003958:	d825      	bhi.n	80039a6 <_scanf_float+0x2f2>
 800395a:	2d02      	cmp	r5, #2
 800395c:	d836      	bhi.n	80039cc <_scanf_float+0x318>
 800395e:	455e      	cmp	r6, fp
 8003960:	f67f aee8 	bls.w	8003734 <_scanf_float+0x80>
 8003964:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003968:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800396c:	463a      	mov	r2, r7
 800396e:	4640      	mov	r0, r8
 8003970:	4798      	blx	r3
 8003972:	6923      	ldr	r3, [r4, #16]
 8003974:	3b01      	subs	r3, #1
 8003976:	6123      	str	r3, [r4, #16]
 8003978:	e7f1      	b.n	800395e <_scanf_float+0x2aa>
 800397a:	9802      	ldr	r0, [sp, #8]
 800397c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003980:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8003984:	9002      	str	r0, [sp, #8]
 8003986:	463a      	mov	r2, r7
 8003988:	4640      	mov	r0, r8
 800398a:	4798      	blx	r3
 800398c:	6923      	ldr	r3, [r4, #16]
 800398e:	3b01      	subs	r3, #1
 8003990:	6123      	str	r3, [r4, #16]
 8003992:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003996:	fa5f fa8a 	uxtb.w	sl, sl
 800399a:	f1ba 0f02 	cmp.w	sl, #2
 800399e:	d1ec      	bne.n	800397a <_scanf_float+0x2c6>
 80039a0:	3d03      	subs	r5, #3
 80039a2:	b2ed      	uxtb	r5, r5
 80039a4:	1b76      	subs	r6, r6, r5
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	05da      	lsls	r2, r3, #23
 80039aa:	d52f      	bpl.n	8003a0c <_scanf_float+0x358>
 80039ac:	055b      	lsls	r3, r3, #21
 80039ae:	d510      	bpl.n	80039d2 <_scanf_float+0x31e>
 80039b0:	455e      	cmp	r6, fp
 80039b2:	f67f aebf 	bls.w	8003734 <_scanf_float+0x80>
 80039b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80039ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80039be:	463a      	mov	r2, r7
 80039c0:	4640      	mov	r0, r8
 80039c2:	4798      	blx	r3
 80039c4:	6923      	ldr	r3, [r4, #16]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	6123      	str	r3, [r4, #16]
 80039ca:	e7f1      	b.n	80039b0 <_scanf_float+0x2fc>
 80039cc:	46aa      	mov	sl, r5
 80039ce:	9602      	str	r6, [sp, #8]
 80039d0:	e7df      	b.n	8003992 <_scanf_float+0x2de>
 80039d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80039d6:	6923      	ldr	r3, [r4, #16]
 80039d8:	2965      	cmp	r1, #101	; 0x65
 80039da:	f103 33ff 	add.w	r3, r3, #4294967295
 80039de:	f106 35ff 	add.w	r5, r6, #4294967295
 80039e2:	6123      	str	r3, [r4, #16]
 80039e4:	d00c      	beq.n	8003a00 <_scanf_float+0x34c>
 80039e6:	2945      	cmp	r1, #69	; 0x45
 80039e8:	d00a      	beq.n	8003a00 <_scanf_float+0x34c>
 80039ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80039ee:	463a      	mov	r2, r7
 80039f0:	4640      	mov	r0, r8
 80039f2:	4798      	blx	r3
 80039f4:	6923      	ldr	r3, [r4, #16]
 80039f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	1eb5      	subs	r5, r6, #2
 80039fe:	6123      	str	r3, [r4, #16]
 8003a00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003a04:	463a      	mov	r2, r7
 8003a06:	4640      	mov	r0, r8
 8003a08:	4798      	blx	r3
 8003a0a:	462e      	mov	r6, r5
 8003a0c:	6825      	ldr	r5, [r4, #0]
 8003a0e:	f015 0510 	ands.w	r5, r5, #16
 8003a12:	d159      	bne.n	8003ac8 <_scanf_float+0x414>
 8003a14:	7035      	strb	r5, [r6, #0]
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a20:	d11b      	bne.n	8003a5a <_scanf_float+0x3a6>
 8003a22:	9b01      	ldr	r3, [sp, #4]
 8003a24:	454b      	cmp	r3, r9
 8003a26:	eba3 0209 	sub.w	r2, r3, r9
 8003a2a:	d123      	bne.n	8003a74 <_scanf_float+0x3c0>
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	4659      	mov	r1, fp
 8003a30:	4640      	mov	r0, r8
 8003a32:	f000 ff8f 	bl	8004954 <_strtod_r>
 8003a36:	6822      	ldr	r2, [r4, #0]
 8003a38:	9b03      	ldr	r3, [sp, #12]
 8003a3a:	f012 0f02 	tst.w	r2, #2
 8003a3e:	ec57 6b10 	vmov	r6, r7, d0
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	d021      	beq.n	8003a8a <_scanf_float+0x3d6>
 8003a46:	9903      	ldr	r1, [sp, #12]
 8003a48:	1d1a      	adds	r2, r3, #4
 8003a4a:	600a      	str	r2, [r1, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	e9c3 6700 	strd	r6, r7, [r3]
 8003a52:	68e3      	ldr	r3, [r4, #12]
 8003a54:	3301      	adds	r3, #1
 8003a56:	60e3      	str	r3, [r4, #12]
 8003a58:	e66d      	b.n	8003736 <_scanf_float+0x82>
 8003a5a:	9b04      	ldr	r3, [sp, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0e5      	beq.n	8003a2c <_scanf_float+0x378>
 8003a60:	9905      	ldr	r1, [sp, #20]
 8003a62:	230a      	movs	r3, #10
 8003a64:	462a      	mov	r2, r5
 8003a66:	3101      	adds	r1, #1
 8003a68:	4640      	mov	r0, r8
 8003a6a:	f000 fffb 	bl	8004a64 <_strtol_r>
 8003a6e:	9b04      	ldr	r3, [sp, #16]
 8003a70:	9e05      	ldr	r6, [sp, #20]
 8003a72:	1ac2      	subs	r2, r0, r3
 8003a74:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8003a78:	429e      	cmp	r6, r3
 8003a7a:	bf28      	it	cs
 8003a7c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8003a80:	4912      	ldr	r1, [pc, #72]	; (8003acc <_scanf_float+0x418>)
 8003a82:	4630      	mov	r0, r6
 8003a84:	f000 f922 	bl	8003ccc <siprintf>
 8003a88:	e7d0      	b.n	8003a2c <_scanf_float+0x378>
 8003a8a:	9903      	ldr	r1, [sp, #12]
 8003a8c:	f012 0f04 	tst.w	r2, #4
 8003a90:	f103 0204 	add.w	r2, r3, #4
 8003a94:	600a      	str	r2, [r1, #0]
 8003a96:	d1d9      	bne.n	8003a4c <_scanf_float+0x398>
 8003a98:	f8d3 8000 	ldr.w	r8, [r3]
 8003a9c:	ee10 2a10 	vmov	r2, s0
 8003aa0:	ee10 0a10 	vmov	r0, s0
 8003aa4:	463b      	mov	r3, r7
 8003aa6:	4639      	mov	r1, r7
 8003aa8:	f7fd f840 	bl	8000b2c <__aeabi_dcmpun>
 8003aac:	b128      	cbz	r0, 8003aba <_scanf_float+0x406>
 8003aae:	4808      	ldr	r0, [pc, #32]	; (8003ad0 <_scanf_float+0x41c>)
 8003ab0:	f000 f906 	bl	8003cc0 <nanf>
 8003ab4:	ed88 0a00 	vstr	s0, [r8]
 8003ab8:	e7cb      	b.n	8003a52 <_scanf_float+0x39e>
 8003aba:	4630      	mov	r0, r6
 8003abc:	4639      	mov	r1, r7
 8003abe:	f7fd f893 	bl	8000be8 <__aeabi_d2f>
 8003ac2:	f8c8 0000 	str.w	r0, [r8]
 8003ac6:	e7c4      	b.n	8003a52 <_scanf_float+0x39e>
 8003ac8:	2500      	movs	r5, #0
 8003aca:	e634      	b.n	8003736 <_scanf_float+0x82>
 8003acc:	08008406 	.word	0x08008406
 8003ad0:	08008893 	.word	0x08008893

08003ad4 <iprintf>:
 8003ad4:	b40f      	push	{r0, r1, r2, r3}
 8003ad6:	4b0a      	ldr	r3, [pc, #40]	; (8003b00 <iprintf+0x2c>)
 8003ad8:	b513      	push	{r0, r1, r4, lr}
 8003ada:	681c      	ldr	r4, [r3, #0]
 8003adc:	b124      	cbz	r4, 8003ae8 <iprintf+0x14>
 8003ade:	69a3      	ldr	r3, [r4, #24]
 8003ae0:	b913      	cbnz	r3, 8003ae8 <iprintf+0x14>
 8003ae2:	4620      	mov	r0, r4
 8003ae4:	f001 ff66 	bl	80059b4 <__sinit>
 8003ae8:	ab05      	add	r3, sp, #20
 8003aea:	9a04      	ldr	r2, [sp, #16]
 8003aec:	68a1      	ldr	r1, [r4, #8]
 8003aee:	9301      	str	r3, [sp, #4]
 8003af0:	4620      	mov	r0, r4
 8003af2:	f003 fb5b 	bl	80071ac <_vfiprintf_r>
 8003af6:	b002      	add	sp, #8
 8003af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003afc:	b004      	add	sp, #16
 8003afe:	4770      	bx	lr
 8003b00:	2000000c 	.word	0x2000000c

08003b04 <iscanf>:
 8003b04:	b40f      	push	{r0, r1, r2, r3}
 8003b06:	4b0a      	ldr	r3, [pc, #40]	; (8003b30 <iscanf+0x2c>)
 8003b08:	b513      	push	{r0, r1, r4, lr}
 8003b0a:	681c      	ldr	r4, [r3, #0]
 8003b0c:	b124      	cbz	r4, 8003b18 <iscanf+0x14>
 8003b0e:	69a3      	ldr	r3, [r4, #24]
 8003b10:	b913      	cbnz	r3, 8003b18 <iscanf+0x14>
 8003b12:	4620      	mov	r0, r4
 8003b14:	f001 ff4e 	bl	80059b4 <__sinit>
 8003b18:	ab05      	add	r3, sp, #20
 8003b1a:	9a04      	ldr	r2, [sp, #16]
 8003b1c:	6861      	ldr	r1, [r4, #4]
 8003b1e:	9301      	str	r3, [sp, #4]
 8003b20:	4620      	mov	r0, r4
 8003b22:	f003 fe19 	bl	8007758 <_vfiscanf_r>
 8003b26:	b002      	add	sp, #8
 8003b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b2c:	b004      	add	sp, #16
 8003b2e:	4770      	bx	lr
 8003b30:	2000000c 	.word	0x2000000c

08003b34 <setvbuf>:
 8003b34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003b38:	461d      	mov	r5, r3
 8003b3a:	4b5d      	ldr	r3, [pc, #372]	; (8003cb0 <setvbuf+0x17c>)
 8003b3c:	681f      	ldr	r7, [r3, #0]
 8003b3e:	4604      	mov	r4, r0
 8003b40:	460e      	mov	r6, r1
 8003b42:	4690      	mov	r8, r2
 8003b44:	b127      	cbz	r7, 8003b50 <setvbuf+0x1c>
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	b913      	cbnz	r3, 8003b50 <setvbuf+0x1c>
 8003b4a:	4638      	mov	r0, r7
 8003b4c:	f001 ff32 	bl	80059b4 <__sinit>
 8003b50:	4b58      	ldr	r3, [pc, #352]	; (8003cb4 <setvbuf+0x180>)
 8003b52:	429c      	cmp	r4, r3
 8003b54:	d167      	bne.n	8003c26 <setvbuf+0xf2>
 8003b56:	687c      	ldr	r4, [r7, #4]
 8003b58:	f1b8 0f02 	cmp.w	r8, #2
 8003b5c:	d006      	beq.n	8003b6c <setvbuf+0x38>
 8003b5e:	f1b8 0f01 	cmp.w	r8, #1
 8003b62:	f200 809f 	bhi.w	8003ca4 <setvbuf+0x170>
 8003b66:	2d00      	cmp	r5, #0
 8003b68:	f2c0 809c 	blt.w	8003ca4 <setvbuf+0x170>
 8003b6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b6e:	07db      	lsls	r3, r3, #31
 8003b70:	d405      	bmi.n	8003b7e <setvbuf+0x4a>
 8003b72:	89a3      	ldrh	r3, [r4, #12]
 8003b74:	0598      	lsls	r0, r3, #22
 8003b76:	d402      	bmi.n	8003b7e <setvbuf+0x4a>
 8003b78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b7a:	f002 fb4a 	bl	8006212 <__retarget_lock_acquire_recursive>
 8003b7e:	4621      	mov	r1, r4
 8003b80:	4638      	mov	r0, r7
 8003b82:	f001 fe71 	bl	8005868 <_fflush_r>
 8003b86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b88:	b141      	cbz	r1, 8003b9c <setvbuf+0x68>
 8003b8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b8e:	4299      	cmp	r1, r3
 8003b90:	d002      	beq.n	8003b98 <setvbuf+0x64>
 8003b92:	4638      	mov	r0, r7
 8003b94:	f003 f8a4 	bl	8006ce0 <_free_r>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	6363      	str	r3, [r4, #52]	; 0x34
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	61a3      	str	r3, [r4, #24]
 8003ba0:	6063      	str	r3, [r4, #4]
 8003ba2:	89a3      	ldrh	r3, [r4, #12]
 8003ba4:	0619      	lsls	r1, r3, #24
 8003ba6:	d503      	bpl.n	8003bb0 <setvbuf+0x7c>
 8003ba8:	6921      	ldr	r1, [r4, #16]
 8003baa:	4638      	mov	r0, r7
 8003bac:	f003 f898 	bl	8006ce0 <_free_r>
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003bb6:	f023 0303 	bic.w	r3, r3, #3
 8003bba:	f1b8 0f02 	cmp.w	r8, #2
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	d06c      	beq.n	8003c9c <setvbuf+0x168>
 8003bc2:	ab01      	add	r3, sp, #4
 8003bc4:	466a      	mov	r2, sp
 8003bc6:	4621      	mov	r1, r4
 8003bc8:	4638      	mov	r0, r7
 8003bca:	f002 fb24 	bl	8006216 <__swhatbuf_r>
 8003bce:	89a3      	ldrh	r3, [r4, #12]
 8003bd0:	4318      	orrs	r0, r3
 8003bd2:	81a0      	strh	r0, [r4, #12]
 8003bd4:	2d00      	cmp	r5, #0
 8003bd6:	d130      	bne.n	8003c3a <setvbuf+0x106>
 8003bd8:	9d00      	ldr	r5, [sp, #0]
 8003bda:	4628      	mov	r0, r5
 8003bdc:	f002 fb80 	bl	80062e0 <malloc>
 8003be0:	4606      	mov	r6, r0
 8003be2:	2800      	cmp	r0, #0
 8003be4:	d155      	bne.n	8003c92 <setvbuf+0x15e>
 8003be6:	f8dd 9000 	ldr.w	r9, [sp]
 8003bea:	45a9      	cmp	r9, r5
 8003bec:	d14a      	bne.n	8003c84 <setvbuf+0x150>
 8003bee:	f04f 35ff 	mov.w	r5, #4294967295
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	60a2      	str	r2, [r4, #8]
 8003bf6:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003bfa:	6022      	str	r2, [r4, #0]
 8003bfc:	6122      	str	r2, [r4, #16]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c04:	6162      	str	r2, [r4, #20]
 8003c06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003c08:	f043 0302 	orr.w	r3, r3, #2
 8003c0c:	07d2      	lsls	r2, r2, #31
 8003c0e:	81a3      	strh	r3, [r4, #12]
 8003c10:	d405      	bmi.n	8003c1e <setvbuf+0xea>
 8003c12:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003c16:	d102      	bne.n	8003c1e <setvbuf+0xea>
 8003c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c1a:	f002 fafb 	bl	8006214 <__retarget_lock_release_recursive>
 8003c1e:	4628      	mov	r0, r5
 8003c20:	b003      	add	sp, #12
 8003c22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c26:	4b24      	ldr	r3, [pc, #144]	; (8003cb8 <setvbuf+0x184>)
 8003c28:	429c      	cmp	r4, r3
 8003c2a:	d101      	bne.n	8003c30 <setvbuf+0xfc>
 8003c2c:	68bc      	ldr	r4, [r7, #8]
 8003c2e:	e793      	b.n	8003b58 <setvbuf+0x24>
 8003c30:	4b22      	ldr	r3, [pc, #136]	; (8003cbc <setvbuf+0x188>)
 8003c32:	429c      	cmp	r4, r3
 8003c34:	bf08      	it	eq
 8003c36:	68fc      	ldreq	r4, [r7, #12]
 8003c38:	e78e      	b.n	8003b58 <setvbuf+0x24>
 8003c3a:	2e00      	cmp	r6, #0
 8003c3c:	d0cd      	beq.n	8003bda <setvbuf+0xa6>
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	b913      	cbnz	r3, 8003c48 <setvbuf+0x114>
 8003c42:	4638      	mov	r0, r7
 8003c44:	f001 feb6 	bl	80059b4 <__sinit>
 8003c48:	f1b8 0f01 	cmp.w	r8, #1
 8003c4c:	bf08      	it	eq
 8003c4e:	89a3      	ldrheq	r3, [r4, #12]
 8003c50:	6026      	str	r6, [r4, #0]
 8003c52:	bf04      	itt	eq
 8003c54:	f043 0301 	orreq.w	r3, r3, #1
 8003c58:	81a3      	strheq	r3, [r4, #12]
 8003c5a:	89a2      	ldrh	r2, [r4, #12]
 8003c5c:	f012 0308 	ands.w	r3, r2, #8
 8003c60:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003c64:	d01c      	beq.n	8003ca0 <setvbuf+0x16c>
 8003c66:	07d3      	lsls	r3, r2, #31
 8003c68:	bf41      	itttt	mi
 8003c6a:	2300      	movmi	r3, #0
 8003c6c:	426d      	negmi	r5, r5
 8003c6e:	60a3      	strmi	r3, [r4, #8]
 8003c70:	61a5      	strmi	r5, [r4, #24]
 8003c72:	bf58      	it	pl
 8003c74:	60a5      	strpl	r5, [r4, #8]
 8003c76:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003c78:	f015 0501 	ands.w	r5, r5, #1
 8003c7c:	d115      	bne.n	8003caa <setvbuf+0x176>
 8003c7e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003c82:	e7c8      	b.n	8003c16 <setvbuf+0xe2>
 8003c84:	4648      	mov	r0, r9
 8003c86:	f002 fb2b 	bl	80062e0 <malloc>
 8003c8a:	4606      	mov	r6, r0
 8003c8c:	2800      	cmp	r0, #0
 8003c8e:	d0ae      	beq.n	8003bee <setvbuf+0xba>
 8003c90:	464d      	mov	r5, r9
 8003c92:	89a3      	ldrh	r3, [r4, #12]
 8003c94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c98:	81a3      	strh	r3, [r4, #12]
 8003c9a:	e7d0      	b.n	8003c3e <setvbuf+0x10a>
 8003c9c:	2500      	movs	r5, #0
 8003c9e:	e7a8      	b.n	8003bf2 <setvbuf+0xbe>
 8003ca0:	60a3      	str	r3, [r4, #8]
 8003ca2:	e7e8      	b.n	8003c76 <setvbuf+0x142>
 8003ca4:	f04f 35ff 	mov.w	r5, #4294967295
 8003ca8:	e7b9      	b.n	8003c1e <setvbuf+0xea>
 8003caa:	2500      	movs	r5, #0
 8003cac:	e7b7      	b.n	8003c1e <setvbuf+0xea>
 8003cae:	bf00      	nop
 8003cb0:	2000000c 	.word	0x2000000c
 8003cb4:	08008614 	.word	0x08008614
 8003cb8:	08008634 	.word	0x08008634
 8003cbc:	080085f4 	.word	0x080085f4

08003cc0 <nanf>:
 8003cc0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003cc8 <nanf+0x8>
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	7fc00000 	.word	0x7fc00000

08003ccc <siprintf>:
 8003ccc:	b40e      	push	{r1, r2, r3}
 8003cce:	b500      	push	{lr}
 8003cd0:	b09c      	sub	sp, #112	; 0x70
 8003cd2:	ab1d      	add	r3, sp, #116	; 0x74
 8003cd4:	9002      	str	r0, [sp, #8]
 8003cd6:	9006      	str	r0, [sp, #24]
 8003cd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003cdc:	4809      	ldr	r0, [pc, #36]	; (8003d04 <siprintf+0x38>)
 8003cde:	9107      	str	r1, [sp, #28]
 8003ce0:	9104      	str	r1, [sp, #16]
 8003ce2:	4909      	ldr	r1, [pc, #36]	; (8003d08 <siprintf+0x3c>)
 8003ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ce8:	9105      	str	r1, [sp, #20]
 8003cea:	6800      	ldr	r0, [r0, #0]
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	a902      	add	r1, sp, #8
 8003cf0:	f003 f932 	bl	8006f58 <_svfiprintf_r>
 8003cf4:	9b02      	ldr	r3, [sp, #8]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
 8003cfa:	b01c      	add	sp, #112	; 0x70
 8003cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d00:	b003      	add	sp, #12
 8003d02:	4770      	bx	lr
 8003d04:	2000000c 	.word	0x2000000c
 8003d08:	ffff0208 	.word	0xffff0208

08003d0c <sulp>:
 8003d0c:	b570      	push	{r4, r5, r6, lr}
 8003d0e:	4604      	mov	r4, r0
 8003d10:	460d      	mov	r5, r1
 8003d12:	ec45 4b10 	vmov	d0, r4, r5
 8003d16:	4616      	mov	r6, r2
 8003d18:	f002 fe7c 	bl	8006a14 <__ulp>
 8003d1c:	ec51 0b10 	vmov	r0, r1, d0
 8003d20:	b17e      	cbz	r6, 8003d42 <sulp+0x36>
 8003d22:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8003d26:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	dd09      	ble.n	8003d42 <sulp+0x36>
 8003d2e:	051b      	lsls	r3, r3, #20
 8003d30:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003d34:	2400      	movs	r4, #0
 8003d36:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003d3a:	4622      	mov	r2, r4
 8003d3c:	462b      	mov	r3, r5
 8003d3e:	f7fc fc5b 	bl	80005f8 <__aeabi_dmul>
 8003d42:	bd70      	pop	{r4, r5, r6, pc}
 8003d44:	0000      	movs	r0, r0
	...

08003d48 <_strtod_l>:
 8003d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d4c:	ed2d 8b02 	vpush	{d8}
 8003d50:	b09d      	sub	sp, #116	; 0x74
 8003d52:	461f      	mov	r7, r3
 8003d54:	2300      	movs	r3, #0
 8003d56:	9318      	str	r3, [sp, #96]	; 0x60
 8003d58:	4ba2      	ldr	r3, [pc, #648]	; (8003fe4 <_strtod_l+0x29c>)
 8003d5a:	9213      	str	r2, [sp, #76]	; 0x4c
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	9305      	str	r3, [sp, #20]
 8003d60:	4604      	mov	r4, r0
 8003d62:	4618      	mov	r0, r3
 8003d64:	4688      	mov	r8, r1
 8003d66:	f7fc fa33 	bl	80001d0 <strlen>
 8003d6a:	f04f 0a00 	mov.w	sl, #0
 8003d6e:	4605      	mov	r5, r0
 8003d70:	f04f 0b00 	mov.w	fp, #0
 8003d74:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8003d78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003d7a:	781a      	ldrb	r2, [r3, #0]
 8003d7c:	2a2b      	cmp	r2, #43	; 0x2b
 8003d7e:	d04e      	beq.n	8003e1e <_strtod_l+0xd6>
 8003d80:	d83b      	bhi.n	8003dfa <_strtod_l+0xb2>
 8003d82:	2a0d      	cmp	r2, #13
 8003d84:	d834      	bhi.n	8003df0 <_strtod_l+0xa8>
 8003d86:	2a08      	cmp	r2, #8
 8003d88:	d834      	bhi.n	8003df4 <_strtod_l+0xac>
 8003d8a:	2a00      	cmp	r2, #0
 8003d8c:	d03e      	beq.n	8003e0c <_strtod_l+0xc4>
 8003d8e:	2300      	movs	r3, #0
 8003d90:	930a      	str	r3, [sp, #40]	; 0x28
 8003d92:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8003d94:	7833      	ldrb	r3, [r6, #0]
 8003d96:	2b30      	cmp	r3, #48	; 0x30
 8003d98:	f040 80b0 	bne.w	8003efc <_strtod_l+0x1b4>
 8003d9c:	7873      	ldrb	r3, [r6, #1]
 8003d9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003da2:	2b58      	cmp	r3, #88	; 0x58
 8003da4:	d168      	bne.n	8003e78 <_strtod_l+0x130>
 8003da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003da8:	9301      	str	r3, [sp, #4]
 8003daa:	ab18      	add	r3, sp, #96	; 0x60
 8003dac:	9702      	str	r7, [sp, #8]
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	4a8d      	ldr	r2, [pc, #564]	; (8003fe8 <_strtod_l+0x2a0>)
 8003db2:	ab19      	add	r3, sp, #100	; 0x64
 8003db4:	a917      	add	r1, sp, #92	; 0x5c
 8003db6:	4620      	mov	r0, r4
 8003db8:	f001 ff1e 	bl	8005bf8 <__gethex>
 8003dbc:	f010 0707 	ands.w	r7, r0, #7
 8003dc0:	4605      	mov	r5, r0
 8003dc2:	d005      	beq.n	8003dd0 <_strtod_l+0x88>
 8003dc4:	2f06      	cmp	r7, #6
 8003dc6:	d12c      	bne.n	8003e22 <_strtod_l+0xda>
 8003dc8:	3601      	adds	r6, #1
 8003dca:	2300      	movs	r3, #0
 8003dcc:	9617      	str	r6, [sp, #92]	; 0x5c
 8003dce:	930a      	str	r3, [sp, #40]	; 0x28
 8003dd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f040 8590 	bne.w	80048f8 <_strtod_l+0xbb0>
 8003dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003dda:	b1eb      	cbz	r3, 8003e18 <_strtod_l+0xd0>
 8003ddc:	4652      	mov	r2, sl
 8003dde:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003de2:	ec43 2b10 	vmov	d0, r2, r3
 8003de6:	b01d      	add	sp, #116	; 0x74
 8003de8:	ecbd 8b02 	vpop	{d8}
 8003dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003df0:	2a20      	cmp	r2, #32
 8003df2:	d1cc      	bne.n	8003d8e <_strtod_l+0x46>
 8003df4:	3301      	adds	r3, #1
 8003df6:	9317      	str	r3, [sp, #92]	; 0x5c
 8003df8:	e7be      	b.n	8003d78 <_strtod_l+0x30>
 8003dfa:	2a2d      	cmp	r2, #45	; 0x2d
 8003dfc:	d1c7      	bne.n	8003d8e <_strtod_l+0x46>
 8003dfe:	2201      	movs	r2, #1
 8003e00:	920a      	str	r2, [sp, #40]	; 0x28
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	9217      	str	r2, [sp, #92]	; 0x5c
 8003e06:	785b      	ldrb	r3, [r3, #1]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1c2      	bne.n	8003d92 <_strtod_l+0x4a>
 8003e0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003e0e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f040 856e 	bne.w	80048f4 <_strtod_l+0xbac>
 8003e18:	4652      	mov	r2, sl
 8003e1a:	465b      	mov	r3, fp
 8003e1c:	e7e1      	b.n	8003de2 <_strtod_l+0x9a>
 8003e1e:	2200      	movs	r2, #0
 8003e20:	e7ee      	b.n	8003e00 <_strtod_l+0xb8>
 8003e22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8003e24:	b13a      	cbz	r2, 8003e36 <_strtod_l+0xee>
 8003e26:	2135      	movs	r1, #53	; 0x35
 8003e28:	a81a      	add	r0, sp, #104	; 0x68
 8003e2a:	f002 fefe 	bl	8006c2a <__copybits>
 8003e2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003e30:	4620      	mov	r0, r4
 8003e32:	f002 fabd 	bl	80063b0 <_Bfree>
 8003e36:	3f01      	subs	r7, #1
 8003e38:	2f04      	cmp	r7, #4
 8003e3a:	d806      	bhi.n	8003e4a <_strtod_l+0x102>
 8003e3c:	e8df f007 	tbb	[pc, r7]
 8003e40:	1714030a 	.word	0x1714030a
 8003e44:	0a          	.byte	0x0a
 8003e45:	00          	.byte	0x00
 8003e46:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8003e4a:	0728      	lsls	r0, r5, #28
 8003e4c:	d5c0      	bpl.n	8003dd0 <_strtod_l+0x88>
 8003e4e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8003e52:	e7bd      	b.n	8003dd0 <_strtod_l+0x88>
 8003e54:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8003e58:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003e5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003e5e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003e62:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8003e66:	e7f0      	b.n	8003e4a <_strtod_l+0x102>
 8003e68:	f8df b180 	ldr.w	fp, [pc, #384]	; 8003fec <_strtod_l+0x2a4>
 8003e6c:	e7ed      	b.n	8003e4a <_strtod_l+0x102>
 8003e6e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8003e72:	f04f 3aff 	mov.w	sl, #4294967295
 8003e76:	e7e8      	b.n	8003e4a <_strtod_l+0x102>
 8003e78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	9217      	str	r2, [sp, #92]	; 0x5c
 8003e7e:	785b      	ldrb	r3, [r3, #1]
 8003e80:	2b30      	cmp	r3, #48	; 0x30
 8003e82:	d0f9      	beq.n	8003e78 <_strtod_l+0x130>
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0a3      	beq.n	8003dd0 <_strtod_l+0x88>
 8003e88:	2301      	movs	r3, #1
 8003e8a:	f04f 0900 	mov.w	r9, #0
 8003e8e:	9304      	str	r3, [sp, #16]
 8003e90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e92:	9308      	str	r3, [sp, #32]
 8003e94:	f8cd 901c 	str.w	r9, [sp, #28]
 8003e98:	464f      	mov	r7, r9
 8003e9a:	220a      	movs	r2, #10
 8003e9c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8003e9e:	7806      	ldrb	r6, [r0, #0]
 8003ea0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8003ea4:	b2d9      	uxtb	r1, r3
 8003ea6:	2909      	cmp	r1, #9
 8003ea8:	d92a      	bls.n	8003f00 <_strtod_l+0x1b8>
 8003eaa:	9905      	ldr	r1, [sp, #20]
 8003eac:	462a      	mov	r2, r5
 8003eae:	f003 fef6 	bl	8007c9e <strncmp>
 8003eb2:	b398      	cbz	r0, 8003f1c <_strtod_l+0x1d4>
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	4632      	mov	r2, r6
 8003eb8:	463d      	mov	r5, r7
 8003eba:	9005      	str	r0, [sp, #20]
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2a65      	cmp	r2, #101	; 0x65
 8003ec0:	d001      	beq.n	8003ec6 <_strtod_l+0x17e>
 8003ec2:	2a45      	cmp	r2, #69	; 0x45
 8003ec4:	d118      	bne.n	8003ef8 <_strtod_l+0x1b0>
 8003ec6:	b91d      	cbnz	r5, 8003ed0 <_strtod_l+0x188>
 8003ec8:	9a04      	ldr	r2, [sp, #16]
 8003eca:	4302      	orrs	r2, r0
 8003ecc:	d09e      	beq.n	8003e0c <_strtod_l+0xc4>
 8003ece:	2500      	movs	r5, #0
 8003ed0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8003ed4:	f108 0201 	add.w	r2, r8, #1
 8003ed8:	9217      	str	r2, [sp, #92]	; 0x5c
 8003eda:	f898 2001 	ldrb.w	r2, [r8, #1]
 8003ede:	2a2b      	cmp	r2, #43	; 0x2b
 8003ee0:	d075      	beq.n	8003fce <_strtod_l+0x286>
 8003ee2:	2a2d      	cmp	r2, #45	; 0x2d
 8003ee4:	d07b      	beq.n	8003fde <_strtod_l+0x296>
 8003ee6:	f04f 0c00 	mov.w	ip, #0
 8003eea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8003eee:	2909      	cmp	r1, #9
 8003ef0:	f240 8082 	bls.w	8003ff8 <_strtod_l+0x2b0>
 8003ef4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8003ef8:	2600      	movs	r6, #0
 8003efa:	e09d      	b.n	8004038 <_strtod_l+0x2f0>
 8003efc:	2300      	movs	r3, #0
 8003efe:	e7c4      	b.n	8003e8a <_strtod_l+0x142>
 8003f00:	2f08      	cmp	r7, #8
 8003f02:	bfd8      	it	le
 8003f04:	9907      	ldrle	r1, [sp, #28]
 8003f06:	f100 0001 	add.w	r0, r0, #1
 8003f0a:	bfda      	itte	le
 8003f0c:	fb02 3301 	mlale	r3, r2, r1, r3
 8003f10:	9307      	strle	r3, [sp, #28]
 8003f12:	fb02 3909 	mlagt	r9, r2, r9, r3
 8003f16:	3701      	adds	r7, #1
 8003f18:	9017      	str	r0, [sp, #92]	; 0x5c
 8003f1a:	e7bf      	b.n	8003e9c <_strtod_l+0x154>
 8003f1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003f1e:	195a      	adds	r2, r3, r5
 8003f20:	9217      	str	r2, [sp, #92]	; 0x5c
 8003f22:	5d5a      	ldrb	r2, [r3, r5]
 8003f24:	2f00      	cmp	r7, #0
 8003f26:	d037      	beq.n	8003f98 <_strtod_l+0x250>
 8003f28:	9005      	str	r0, [sp, #20]
 8003f2a:	463d      	mov	r5, r7
 8003f2c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8003f30:	2b09      	cmp	r3, #9
 8003f32:	d912      	bls.n	8003f5a <_strtod_l+0x212>
 8003f34:	2301      	movs	r3, #1
 8003f36:	e7c2      	b.n	8003ebe <_strtod_l+0x176>
 8003f38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8003f3e:	785a      	ldrb	r2, [r3, #1]
 8003f40:	3001      	adds	r0, #1
 8003f42:	2a30      	cmp	r2, #48	; 0x30
 8003f44:	d0f8      	beq.n	8003f38 <_strtod_l+0x1f0>
 8003f46:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8003f4a:	2b08      	cmp	r3, #8
 8003f4c:	f200 84d9 	bhi.w	8004902 <_strtod_l+0xbba>
 8003f50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003f52:	9005      	str	r0, [sp, #20]
 8003f54:	2000      	movs	r0, #0
 8003f56:	9308      	str	r3, [sp, #32]
 8003f58:	4605      	mov	r5, r0
 8003f5a:	3a30      	subs	r2, #48	; 0x30
 8003f5c:	f100 0301 	add.w	r3, r0, #1
 8003f60:	d014      	beq.n	8003f8c <_strtod_l+0x244>
 8003f62:	9905      	ldr	r1, [sp, #20]
 8003f64:	4419      	add	r1, r3
 8003f66:	9105      	str	r1, [sp, #20]
 8003f68:	462b      	mov	r3, r5
 8003f6a:	eb00 0e05 	add.w	lr, r0, r5
 8003f6e:	210a      	movs	r1, #10
 8003f70:	4573      	cmp	r3, lr
 8003f72:	d113      	bne.n	8003f9c <_strtod_l+0x254>
 8003f74:	182b      	adds	r3, r5, r0
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	f105 0501 	add.w	r5, r5, #1
 8003f7c:	4405      	add	r5, r0
 8003f7e:	dc1c      	bgt.n	8003fba <_strtod_l+0x272>
 8003f80:	9907      	ldr	r1, [sp, #28]
 8003f82:	230a      	movs	r3, #10
 8003f84:	fb03 2301 	mla	r3, r3, r1, r2
 8003f88:	9307      	str	r3, [sp, #28]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003f8e:	1c51      	adds	r1, r2, #1
 8003f90:	9117      	str	r1, [sp, #92]	; 0x5c
 8003f92:	7852      	ldrb	r2, [r2, #1]
 8003f94:	4618      	mov	r0, r3
 8003f96:	e7c9      	b.n	8003f2c <_strtod_l+0x1e4>
 8003f98:	4638      	mov	r0, r7
 8003f9a:	e7d2      	b.n	8003f42 <_strtod_l+0x1fa>
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	dc04      	bgt.n	8003faa <_strtod_l+0x262>
 8003fa0:	9e07      	ldr	r6, [sp, #28]
 8003fa2:	434e      	muls	r6, r1
 8003fa4:	9607      	str	r6, [sp, #28]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	e7e2      	b.n	8003f70 <_strtod_l+0x228>
 8003faa:	f103 0c01 	add.w	ip, r3, #1
 8003fae:	f1bc 0f10 	cmp.w	ip, #16
 8003fb2:	bfd8      	it	le
 8003fb4:	fb01 f909 	mulle.w	r9, r1, r9
 8003fb8:	e7f5      	b.n	8003fa6 <_strtod_l+0x25e>
 8003fba:	2d10      	cmp	r5, #16
 8003fbc:	bfdc      	itt	le
 8003fbe:	230a      	movle	r3, #10
 8003fc0:	fb03 2909 	mlale	r9, r3, r9, r2
 8003fc4:	e7e1      	b.n	8003f8a <_strtod_l+0x242>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	9305      	str	r3, [sp, #20]
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e77c      	b.n	8003ec8 <_strtod_l+0x180>
 8003fce:	f04f 0c00 	mov.w	ip, #0
 8003fd2:	f108 0202 	add.w	r2, r8, #2
 8003fd6:	9217      	str	r2, [sp, #92]	; 0x5c
 8003fd8:	f898 2002 	ldrb.w	r2, [r8, #2]
 8003fdc:	e785      	b.n	8003eea <_strtod_l+0x1a2>
 8003fde:	f04f 0c01 	mov.w	ip, #1
 8003fe2:	e7f6      	b.n	8003fd2 <_strtod_l+0x28a>
 8003fe4:	080086bc 	.word	0x080086bc
 8003fe8:	0800840c 	.word	0x0800840c
 8003fec:	7ff00000 	.word	0x7ff00000
 8003ff0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003ff2:	1c51      	adds	r1, r2, #1
 8003ff4:	9117      	str	r1, [sp, #92]	; 0x5c
 8003ff6:	7852      	ldrb	r2, [r2, #1]
 8003ff8:	2a30      	cmp	r2, #48	; 0x30
 8003ffa:	d0f9      	beq.n	8003ff0 <_strtod_l+0x2a8>
 8003ffc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004000:	2908      	cmp	r1, #8
 8004002:	f63f af79 	bhi.w	8003ef8 <_strtod_l+0x1b0>
 8004006:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800400a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800400c:	9206      	str	r2, [sp, #24]
 800400e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004010:	1c51      	adds	r1, r2, #1
 8004012:	9117      	str	r1, [sp, #92]	; 0x5c
 8004014:	7852      	ldrb	r2, [r2, #1]
 8004016:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800401a:	2e09      	cmp	r6, #9
 800401c:	d937      	bls.n	800408e <_strtod_l+0x346>
 800401e:	9e06      	ldr	r6, [sp, #24]
 8004020:	1b89      	subs	r1, r1, r6
 8004022:	2908      	cmp	r1, #8
 8004024:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004028:	dc02      	bgt.n	8004030 <_strtod_l+0x2e8>
 800402a:	4576      	cmp	r6, lr
 800402c:	bfa8      	it	ge
 800402e:	4676      	movge	r6, lr
 8004030:	f1bc 0f00 	cmp.w	ip, #0
 8004034:	d000      	beq.n	8004038 <_strtod_l+0x2f0>
 8004036:	4276      	negs	r6, r6
 8004038:	2d00      	cmp	r5, #0
 800403a:	d14d      	bne.n	80040d8 <_strtod_l+0x390>
 800403c:	9904      	ldr	r1, [sp, #16]
 800403e:	4301      	orrs	r1, r0
 8004040:	f47f aec6 	bne.w	8003dd0 <_strtod_l+0x88>
 8004044:	2b00      	cmp	r3, #0
 8004046:	f47f aee1 	bne.w	8003e0c <_strtod_l+0xc4>
 800404a:	2a69      	cmp	r2, #105	; 0x69
 800404c:	d027      	beq.n	800409e <_strtod_l+0x356>
 800404e:	dc24      	bgt.n	800409a <_strtod_l+0x352>
 8004050:	2a49      	cmp	r2, #73	; 0x49
 8004052:	d024      	beq.n	800409e <_strtod_l+0x356>
 8004054:	2a4e      	cmp	r2, #78	; 0x4e
 8004056:	f47f aed9 	bne.w	8003e0c <_strtod_l+0xc4>
 800405a:	499f      	ldr	r1, [pc, #636]	; (80042d8 <_strtod_l+0x590>)
 800405c:	a817      	add	r0, sp, #92	; 0x5c
 800405e:	f002 f823 	bl	80060a8 <__match>
 8004062:	2800      	cmp	r0, #0
 8004064:	f43f aed2 	beq.w	8003e0c <_strtod_l+0xc4>
 8004068:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	2b28      	cmp	r3, #40	; 0x28
 800406e:	d12d      	bne.n	80040cc <_strtod_l+0x384>
 8004070:	499a      	ldr	r1, [pc, #616]	; (80042dc <_strtod_l+0x594>)
 8004072:	aa1a      	add	r2, sp, #104	; 0x68
 8004074:	a817      	add	r0, sp, #92	; 0x5c
 8004076:	f002 f82b 	bl	80060d0 <__hexnan>
 800407a:	2805      	cmp	r0, #5
 800407c:	d126      	bne.n	80040cc <_strtod_l+0x384>
 800407e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004080:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8004084:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004088:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800408c:	e6a0      	b.n	8003dd0 <_strtod_l+0x88>
 800408e:	210a      	movs	r1, #10
 8004090:	fb01 2e0e 	mla	lr, r1, lr, r2
 8004094:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004098:	e7b9      	b.n	800400e <_strtod_l+0x2c6>
 800409a:	2a6e      	cmp	r2, #110	; 0x6e
 800409c:	e7db      	b.n	8004056 <_strtod_l+0x30e>
 800409e:	4990      	ldr	r1, [pc, #576]	; (80042e0 <_strtod_l+0x598>)
 80040a0:	a817      	add	r0, sp, #92	; 0x5c
 80040a2:	f002 f801 	bl	80060a8 <__match>
 80040a6:	2800      	cmp	r0, #0
 80040a8:	f43f aeb0 	beq.w	8003e0c <_strtod_l+0xc4>
 80040ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80040ae:	498d      	ldr	r1, [pc, #564]	; (80042e4 <_strtod_l+0x59c>)
 80040b0:	3b01      	subs	r3, #1
 80040b2:	a817      	add	r0, sp, #92	; 0x5c
 80040b4:	9317      	str	r3, [sp, #92]	; 0x5c
 80040b6:	f001 fff7 	bl	80060a8 <__match>
 80040ba:	b910      	cbnz	r0, 80040c2 <_strtod_l+0x37a>
 80040bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80040be:	3301      	adds	r3, #1
 80040c0:	9317      	str	r3, [sp, #92]	; 0x5c
 80040c2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80042f4 <_strtod_l+0x5ac>
 80040c6:	f04f 0a00 	mov.w	sl, #0
 80040ca:	e681      	b.n	8003dd0 <_strtod_l+0x88>
 80040cc:	4886      	ldr	r0, [pc, #536]	; (80042e8 <_strtod_l+0x5a0>)
 80040ce:	f003 fd53 	bl	8007b78 <nan>
 80040d2:	ec5b ab10 	vmov	sl, fp, d0
 80040d6:	e67b      	b.n	8003dd0 <_strtod_l+0x88>
 80040d8:	9b05      	ldr	r3, [sp, #20]
 80040da:	9807      	ldr	r0, [sp, #28]
 80040dc:	1af3      	subs	r3, r6, r3
 80040de:	2f00      	cmp	r7, #0
 80040e0:	bf08      	it	eq
 80040e2:	462f      	moveq	r7, r5
 80040e4:	2d10      	cmp	r5, #16
 80040e6:	9306      	str	r3, [sp, #24]
 80040e8:	46a8      	mov	r8, r5
 80040ea:	bfa8      	it	ge
 80040ec:	f04f 0810 	movge.w	r8, #16
 80040f0:	f7fc fa08 	bl	8000504 <__aeabi_ui2d>
 80040f4:	2d09      	cmp	r5, #9
 80040f6:	4682      	mov	sl, r0
 80040f8:	468b      	mov	fp, r1
 80040fa:	dd13      	ble.n	8004124 <_strtod_l+0x3dc>
 80040fc:	4b7b      	ldr	r3, [pc, #492]	; (80042ec <_strtod_l+0x5a4>)
 80040fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004102:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004106:	f7fc fa77 	bl	80005f8 <__aeabi_dmul>
 800410a:	4682      	mov	sl, r0
 800410c:	4648      	mov	r0, r9
 800410e:	468b      	mov	fp, r1
 8004110:	f7fc f9f8 	bl	8000504 <__aeabi_ui2d>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4650      	mov	r0, sl
 800411a:	4659      	mov	r1, fp
 800411c:	f7fc f8b6 	bl	800028c <__adddf3>
 8004120:	4682      	mov	sl, r0
 8004122:	468b      	mov	fp, r1
 8004124:	2d0f      	cmp	r5, #15
 8004126:	dc38      	bgt.n	800419a <_strtod_l+0x452>
 8004128:	9b06      	ldr	r3, [sp, #24]
 800412a:	2b00      	cmp	r3, #0
 800412c:	f43f ae50 	beq.w	8003dd0 <_strtod_l+0x88>
 8004130:	dd24      	ble.n	800417c <_strtod_l+0x434>
 8004132:	2b16      	cmp	r3, #22
 8004134:	dc0b      	bgt.n	800414e <_strtod_l+0x406>
 8004136:	496d      	ldr	r1, [pc, #436]	; (80042ec <_strtod_l+0x5a4>)
 8004138:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800413c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004140:	4652      	mov	r2, sl
 8004142:	465b      	mov	r3, fp
 8004144:	f7fc fa58 	bl	80005f8 <__aeabi_dmul>
 8004148:	4682      	mov	sl, r0
 800414a:	468b      	mov	fp, r1
 800414c:	e640      	b.n	8003dd0 <_strtod_l+0x88>
 800414e:	9a06      	ldr	r2, [sp, #24]
 8004150:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004154:	4293      	cmp	r3, r2
 8004156:	db20      	blt.n	800419a <_strtod_l+0x452>
 8004158:	4c64      	ldr	r4, [pc, #400]	; (80042ec <_strtod_l+0x5a4>)
 800415a:	f1c5 050f 	rsb	r5, r5, #15
 800415e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004162:	4652      	mov	r2, sl
 8004164:	465b      	mov	r3, fp
 8004166:	e9d1 0100 	ldrd	r0, r1, [r1]
 800416a:	f7fc fa45 	bl	80005f8 <__aeabi_dmul>
 800416e:	9b06      	ldr	r3, [sp, #24]
 8004170:	1b5d      	subs	r5, r3, r5
 8004172:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004176:	e9d4 2300 	ldrd	r2, r3, [r4]
 800417a:	e7e3      	b.n	8004144 <_strtod_l+0x3fc>
 800417c:	9b06      	ldr	r3, [sp, #24]
 800417e:	3316      	adds	r3, #22
 8004180:	db0b      	blt.n	800419a <_strtod_l+0x452>
 8004182:	9b05      	ldr	r3, [sp, #20]
 8004184:	1b9e      	subs	r6, r3, r6
 8004186:	4b59      	ldr	r3, [pc, #356]	; (80042ec <_strtod_l+0x5a4>)
 8004188:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800418c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004190:	4650      	mov	r0, sl
 8004192:	4659      	mov	r1, fp
 8004194:	f7fc fb5a 	bl	800084c <__aeabi_ddiv>
 8004198:	e7d6      	b.n	8004148 <_strtod_l+0x400>
 800419a:	9b06      	ldr	r3, [sp, #24]
 800419c:	eba5 0808 	sub.w	r8, r5, r8
 80041a0:	4498      	add	r8, r3
 80041a2:	f1b8 0f00 	cmp.w	r8, #0
 80041a6:	dd74      	ble.n	8004292 <_strtod_l+0x54a>
 80041a8:	f018 030f 	ands.w	r3, r8, #15
 80041ac:	d00a      	beq.n	80041c4 <_strtod_l+0x47c>
 80041ae:	494f      	ldr	r1, [pc, #316]	; (80042ec <_strtod_l+0x5a4>)
 80041b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80041b4:	4652      	mov	r2, sl
 80041b6:	465b      	mov	r3, fp
 80041b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041bc:	f7fc fa1c 	bl	80005f8 <__aeabi_dmul>
 80041c0:	4682      	mov	sl, r0
 80041c2:	468b      	mov	fp, r1
 80041c4:	f038 080f 	bics.w	r8, r8, #15
 80041c8:	d04f      	beq.n	800426a <_strtod_l+0x522>
 80041ca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80041ce:	dd22      	ble.n	8004216 <_strtod_l+0x4ce>
 80041d0:	2500      	movs	r5, #0
 80041d2:	462e      	mov	r6, r5
 80041d4:	9507      	str	r5, [sp, #28]
 80041d6:	9505      	str	r5, [sp, #20]
 80041d8:	2322      	movs	r3, #34	; 0x22
 80041da:	f8df b118 	ldr.w	fp, [pc, #280]	; 80042f4 <_strtod_l+0x5ac>
 80041de:	6023      	str	r3, [r4, #0]
 80041e0:	f04f 0a00 	mov.w	sl, #0
 80041e4:	9b07      	ldr	r3, [sp, #28]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f43f adf2 	beq.w	8003dd0 <_strtod_l+0x88>
 80041ec:	9918      	ldr	r1, [sp, #96]	; 0x60
 80041ee:	4620      	mov	r0, r4
 80041f0:	f002 f8de 	bl	80063b0 <_Bfree>
 80041f4:	9905      	ldr	r1, [sp, #20]
 80041f6:	4620      	mov	r0, r4
 80041f8:	f002 f8da 	bl	80063b0 <_Bfree>
 80041fc:	4631      	mov	r1, r6
 80041fe:	4620      	mov	r0, r4
 8004200:	f002 f8d6 	bl	80063b0 <_Bfree>
 8004204:	9907      	ldr	r1, [sp, #28]
 8004206:	4620      	mov	r0, r4
 8004208:	f002 f8d2 	bl	80063b0 <_Bfree>
 800420c:	4629      	mov	r1, r5
 800420e:	4620      	mov	r0, r4
 8004210:	f002 f8ce 	bl	80063b0 <_Bfree>
 8004214:	e5dc      	b.n	8003dd0 <_strtod_l+0x88>
 8004216:	4b36      	ldr	r3, [pc, #216]	; (80042f0 <_strtod_l+0x5a8>)
 8004218:	9304      	str	r3, [sp, #16]
 800421a:	2300      	movs	r3, #0
 800421c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004220:	4650      	mov	r0, sl
 8004222:	4659      	mov	r1, fp
 8004224:	4699      	mov	r9, r3
 8004226:	f1b8 0f01 	cmp.w	r8, #1
 800422a:	dc21      	bgt.n	8004270 <_strtod_l+0x528>
 800422c:	b10b      	cbz	r3, 8004232 <_strtod_l+0x4ea>
 800422e:	4682      	mov	sl, r0
 8004230:	468b      	mov	fp, r1
 8004232:	4b2f      	ldr	r3, [pc, #188]	; (80042f0 <_strtod_l+0x5a8>)
 8004234:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004238:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800423c:	4652      	mov	r2, sl
 800423e:	465b      	mov	r3, fp
 8004240:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004244:	f7fc f9d8 	bl	80005f8 <__aeabi_dmul>
 8004248:	4b2a      	ldr	r3, [pc, #168]	; (80042f4 <_strtod_l+0x5ac>)
 800424a:	460a      	mov	r2, r1
 800424c:	400b      	ands	r3, r1
 800424e:	492a      	ldr	r1, [pc, #168]	; (80042f8 <_strtod_l+0x5b0>)
 8004250:	428b      	cmp	r3, r1
 8004252:	4682      	mov	sl, r0
 8004254:	d8bc      	bhi.n	80041d0 <_strtod_l+0x488>
 8004256:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800425a:	428b      	cmp	r3, r1
 800425c:	bf86      	itte	hi
 800425e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80042fc <_strtod_l+0x5b4>
 8004262:	f04f 3aff 	movhi.w	sl, #4294967295
 8004266:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800426a:	2300      	movs	r3, #0
 800426c:	9304      	str	r3, [sp, #16]
 800426e:	e084      	b.n	800437a <_strtod_l+0x632>
 8004270:	f018 0f01 	tst.w	r8, #1
 8004274:	d005      	beq.n	8004282 <_strtod_l+0x53a>
 8004276:	9b04      	ldr	r3, [sp, #16]
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f7fc f9bc 	bl	80005f8 <__aeabi_dmul>
 8004280:	2301      	movs	r3, #1
 8004282:	9a04      	ldr	r2, [sp, #16]
 8004284:	3208      	adds	r2, #8
 8004286:	f109 0901 	add.w	r9, r9, #1
 800428a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800428e:	9204      	str	r2, [sp, #16]
 8004290:	e7c9      	b.n	8004226 <_strtod_l+0x4de>
 8004292:	d0ea      	beq.n	800426a <_strtod_l+0x522>
 8004294:	f1c8 0800 	rsb	r8, r8, #0
 8004298:	f018 020f 	ands.w	r2, r8, #15
 800429c:	d00a      	beq.n	80042b4 <_strtod_l+0x56c>
 800429e:	4b13      	ldr	r3, [pc, #76]	; (80042ec <_strtod_l+0x5a4>)
 80042a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042a4:	4650      	mov	r0, sl
 80042a6:	4659      	mov	r1, fp
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	f7fc face 	bl	800084c <__aeabi_ddiv>
 80042b0:	4682      	mov	sl, r0
 80042b2:	468b      	mov	fp, r1
 80042b4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80042b8:	d0d7      	beq.n	800426a <_strtod_l+0x522>
 80042ba:	f1b8 0f1f 	cmp.w	r8, #31
 80042be:	dd1f      	ble.n	8004300 <_strtod_l+0x5b8>
 80042c0:	2500      	movs	r5, #0
 80042c2:	462e      	mov	r6, r5
 80042c4:	9507      	str	r5, [sp, #28]
 80042c6:	9505      	str	r5, [sp, #20]
 80042c8:	2322      	movs	r3, #34	; 0x22
 80042ca:	f04f 0a00 	mov.w	sl, #0
 80042ce:	f04f 0b00 	mov.w	fp, #0
 80042d2:	6023      	str	r3, [r4, #0]
 80042d4:	e786      	b.n	80041e4 <_strtod_l+0x49c>
 80042d6:	bf00      	nop
 80042d8:	080083e1 	.word	0x080083e1
 80042dc:	08008420 	.word	0x08008420
 80042e0:	080083d9 	.word	0x080083d9
 80042e4:	08008564 	.word	0x08008564
 80042e8:	08008893 	.word	0x08008893
 80042ec:	08008758 	.word	0x08008758
 80042f0:	08008730 	.word	0x08008730
 80042f4:	7ff00000 	.word	0x7ff00000
 80042f8:	7ca00000 	.word	0x7ca00000
 80042fc:	7fefffff 	.word	0x7fefffff
 8004300:	f018 0310 	ands.w	r3, r8, #16
 8004304:	bf18      	it	ne
 8004306:	236a      	movne	r3, #106	; 0x6a
 8004308:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80046b8 <_strtod_l+0x970>
 800430c:	9304      	str	r3, [sp, #16]
 800430e:	4650      	mov	r0, sl
 8004310:	4659      	mov	r1, fp
 8004312:	2300      	movs	r3, #0
 8004314:	f018 0f01 	tst.w	r8, #1
 8004318:	d004      	beq.n	8004324 <_strtod_l+0x5dc>
 800431a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800431e:	f7fc f96b 	bl	80005f8 <__aeabi_dmul>
 8004322:	2301      	movs	r3, #1
 8004324:	ea5f 0868 	movs.w	r8, r8, asr #1
 8004328:	f109 0908 	add.w	r9, r9, #8
 800432c:	d1f2      	bne.n	8004314 <_strtod_l+0x5cc>
 800432e:	b10b      	cbz	r3, 8004334 <_strtod_l+0x5ec>
 8004330:	4682      	mov	sl, r0
 8004332:	468b      	mov	fp, r1
 8004334:	9b04      	ldr	r3, [sp, #16]
 8004336:	b1c3      	cbz	r3, 800436a <_strtod_l+0x622>
 8004338:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800433c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004340:	2b00      	cmp	r3, #0
 8004342:	4659      	mov	r1, fp
 8004344:	dd11      	ble.n	800436a <_strtod_l+0x622>
 8004346:	2b1f      	cmp	r3, #31
 8004348:	f340 8124 	ble.w	8004594 <_strtod_l+0x84c>
 800434c:	2b34      	cmp	r3, #52	; 0x34
 800434e:	bfde      	ittt	le
 8004350:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8004354:	f04f 33ff 	movle.w	r3, #4294967295
 8004358:	fa03 f202 	lslle.w	r2, r3, r2
 800435c:	f04f 0a00 	mov.w	sl, #0
 8004360:	bfcc      	ite	gt
 8004362:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004366:	ea02 0b01 	andle.w	fp, r2, r1
 800436a:	2200      	movs	r2, #0
 800436c:	2300      	movs	r3, #0
 800436e:	4650      	mov	r0, sl
 8004370:	4659      	mov	r1, fp
 8004372:	f7fc fba9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004376:	2800      	cmp	r0, #0
 8004378:	d1a2      	bne.n	80042c0 <_strtod_l+0x578>
 800437a:	9b07      	ldr	r3, [sp, #28]
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	9908      	ldr	r1, [sp, #32]
 8004380:	462b      	mov	r3, r5
 8004382:	463a      	mov	r2, r7
 8004384:	4620      	mov	r0, r4
 8004386:	f002 f87b 	bl	8006480 <__s2b>
 800438a:	9007      	str	r0, [sp, #28]
 800438c:	2800      	cmp	r0, #0
 800438e:	f43f af1f 	beq.w	80041d0 <_strtod_l+0x488>
 8004392:	9b05      	ldr	r3, [sp, #20]
 8004394:	1b9e      	subs	r6, r3, r6
 8004396:	9b06      	ldr	r3, [sp, #24]
 8004398:	2b00      	cmp	r3, #0
 800439a:	bfb4      	ite	lt
 800439c:	4633      	movlt	r3, r6
 800439e:	2300      	movge	r3, #0
 80043a0:	930c      	str	r3, [sp, #48]	; 0x30
 80043a2:	9b06      	ldr	r3, [sp, #24]
 80043a4:	2500      	movs	r5, #0
 80043a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80043aa:	9312      	str	r3, [sp, #72]	; 0x48
 80043ac:	462e      	mov	r6, r5
 80043ae:	9b07      	ldr	r3, [sp, #28]
 80043b0:	4620      	mov	r0, r4
 80043b2:	6859      	ldr	r1, [r3, #4]
 80043b4:	f001 ffbc 	bl	8006330 <_Balloc>
 80043b8:	9005      	str	r0, [sp, #20]
 80043ba:	2800      	cmp	r0, #0
 80043bc:	f43f af0c 	beq.w	80041d8 <_strtod_l+0x490>
 80043c0:	9b07      	ldr	r3, [sp, #28]
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	3202      	adds	r2, #2
 80043c6:	f103 010c 	add.w	r1, r3, #12
 80043ca:	0092      	lsls	r2, r2, #2
 80043cc:	300c      	adds	r0, #12
 80043ce:	f001 ffa1 	bl	8006314 <memcpy>
 80043d2:	ec4b ab10 	vmov	d0, sl, fp
 80043d6:	aa1a      	add	r2, sp, #104	; 0x68
 80043d8:	a919      	add	r1, sp, #100	; 0x64
 80043da:	4620      	mov	r0, r4
 80043dc:	f002 fb96 	bl	8006b0c <__d2b>
 80043e0:	ec4b ab18 	vmov	d8, sl, fp
 80043e4:	9018      	str	r0, [sp, #96]	; 0x60
 80043e6:	2800      	cmp	r0, #0
 80043e8:	f43f aef6 	beq.w	80041d8 <_strtod_l+0x490>
 80043ec:	2101      	movs	r1, #1
 80043ee:	4620      	mov	r0, r4
 80043f0:	f002 f8e0 	bl	80065b4 <__i2b>
 80043f4:	4606      	mov	r6, r0
 80043f6:	2800      	cmp	r0, #0
 80043f8:	f43f aeee 	beq.w	80041d8 <_strtod_l+0x490>
 80043fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80043fe:	9904      	ldr	r1, [sp, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	bfab      	itete	ge
 8004404:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8004406:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8004408:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800440a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800440e:	bfac      	ite	ge
 8004410:	eb03 0902 	addge.w	r9, r3, r2
 8004414:	1ad7      	sublt	r7, r2, r3
 8004416:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004418:	eba3 0801 	sub.w	r8, r3, r1
 800441c:	4490      	add	r8, r2
 800441e:	4ba1      	ldr	r3, [pc, #644]	; (80046a4 <_strtod_l+0x95c>)
 8004420:	f108 38ff 	add.w	r8, r8, #4294967295
 8004424:	4598      	cmp	r8, r3
 8004426:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800442a:	f280 80c7 	bge.w	80045bc <_strtod_l+0x874>
 800442e:	eba3 0308 	sub.w	r3, r3, r8
 8004432:	2b1f      	cmp	r3, #31
 8004434:	eba2 0203 	sub.w	r2, r2, r3
 8004438:	f04f 0101 	mov.w	r1, #1
 800443c:	f300 80b1 	bgt.w	80045a2 <_strtod_l+0x85a>
 8004440:	fa01 f303 	lsl.w	r3, r1, r3
 8004444:	930d      	str	r3, [sp, #52]	; 0x34
 8004446:	2300      	movs	r3, #0
 8004448:	9308      	str	r3, [sp, #32]
 800444a:	eb09 0802 	add.w	r8, r9, r2
 800444e:	9b04      	ldr	r3, [sp, #16]
 8004450:	45c1      	cmp	r9, r8
 8004452:	4417      	add	r7, r2
 8004454:	441f      	add	r7, r3
 8004456:	464b      	mov	r3, r9
 8004458:	bfa8      	it	ge
 800445a:	4643      	movge	r3, r8
 800445c:	42bb      	cmp	r3, r7
 800445e:	bfa8      	it	ge
 8004460:	463b      	movge	r3, r7
 8004462:	2b00      	cmp	r3, #0
 8004464:	bfc2      	ittt	gt
 8004466:	eba8 0803 	subgt.w	r8, r8, r3
 800446a:	1aff      	subgt	r7, r7, r3
 800446c:	eba9 0903 	subgt.w	r9, r9, r3
 8004470:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004472:	2b00      	cmp	r3, #0
 8004474:	dd17      	ble.n	80044a6 <_strtod_l+0x75e>
 8004476:	4631      	mov	r1, r6
 8004478:	461a      	mov	r2, r3
 800447a:	4620      	mov	r0, r4
 800447c:	f002 f95a 	bl	8006734 <__pow5mult>
 8004480:	4606      	mov	r6, r0
 8004482:	2800      	cmp	r0, #0
 8004484:	f43f aea8 	beq.w	80041d8 <_strtod_l+0x490>
 8004488:	4601      	mov	r1, r0
 800448a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800448c:	4620      	mov	r0, r4
 800448e:	f002 f8a7 	bl	80065e0 <__multiply>
 8004492:	900b      	str	r0, [sp, #44]	; 0x2c
 8004494:	2800      	cmp	r0, #0
 8004496:	f43f ae9f 	beq.w	80041d8 <_strtod_l+0x490>
 800449a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800449c:	4620      	mov	r0, r4
 800449e:	f001 ff87 	bl	80063b0 <_Bfree>
 80044a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044a4:	9318      	str	r3, [sp, #96]	; 0x60
 80044a6:	f1b8 0f00 	cmp.w	r8, #0
 80044aa:	f300 808c 	bgt.w	80045c6 <_strtod_l+0x87e>
 80044ae:	9b06      	ldr	r3, [sp, #24]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	dd08      	ble.n	80044c6 <_strtod_l+0x77e>
 80044b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80044b6:	9905      	ldr	r1, [sp, #20]
 80044b8:	4620      	mov	r0, r4
 80044ba:	f002 f93b 	bl	8006734 <__pow5mult>
 80044be:	9005      	str	r0, [sp, #20]
 80044c0:	2800      	cmp	r0, #0
 80044c2:	f43f ae89 	beq.w	80041d8 <_strtod_l+0x490>
 80044c6:	2f00      	cmp	r7, #0
 80044c8:	dd08      	ble.n	80044dc <_strtod_l+0x794>
 80044ca:	9905      	ldr	r1, [sp, #20]
 80044cc:	463a      	mov	r2, r7
 80044ce:	4620      	mov	r0, r4
 80044d0:	f002 f98a 	bl	80067e8 <__lshift>
 80044d4:	9005      	str	r0, [sp, #20]
 80044d6:	2800      	cmp	r0, #0
 80044d8:	f43f ae7e 	beq.w	80041d8 <_strtod_l+0x490>
 80044dc:	f1b9 0f00 	cmp.w	r9, #0
 80044e0:	dd08      	ble.n	80044f4 <_strtod_l+0x7ac>
 80044e2:	4631      	mov	r1, r6
 80044e4:	464a      	mov	r2, r9
 80044e6:	4620      	mov	r0, r4
 80044e8:	f002 f97e 	bl	80067e8 <__lshift>
 80044ec:	4606      	mov	r6, r0
 80044ee:	2800      	cmp	r0, #0
 80044f0:	f43f ae72 	beq.w	80041d8 <_strtod_l+0x490>
 80044f4:	9a05      	ldr	r2, [sp, #20]
 80044f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80044f8:	4620      	mov	r0, r4
 80044fa:	f002 fa01 	bl	8006900 <__mdiff>
 80044fe:	4605      	mov	r5, r0
 8004500:	2800      	cmp	r0, #0
 8004502:	f43f ae69 	beq.w	80041d8 <_strtod_l+0x490>
 8004506:	68c3      	ldr	r3, [r0, #12]
 8004508:	930b      	str	r3, [sp, #44]	; 0x2c
 800450a:	2300      	movs	r3, #0
 800450c:	60c3      	str	r3, [r0, #12]
 800450e:	4631      	mov	r1, r6
 8004510:	f002 f9da 	bl	80068c8 <__mcmp>
 8004514:	2800      	cmp	r0, #0
 8004516:	da60      	bge.n	80045da <_strtod_l+0x892>
 8004518:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800451a:	ea53 030a 	orrs.w	r3, r3, sl
 800451e:	f040 8082 	bne.w	8004626 <_strtod_l+0x8de>
 8004522:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004526:	2b00      	cmp	r3, #0
 8004528:	d17d      	bne.n	8004626 <_strtod_l+0x8de>
 800452a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800452e:	0d1b      	lsrs	r3, r3, #20
 8004530:	051b      	lsls	r3, r3, #20
 8004532:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004536:	d976      	bls.n	8004626 <_strtod_l+0x8de>
 8004538:	696b      	ldr	r3, [r5, #20]
 800453a:	b913      	cbnz	r3, 8004542 <_strtod_l+0x7fa>
 800453c:	692b      	ldr	r3, [r5, #16]
 800453e:	2b01      	cmp	r3, #1
 8004540:	dd71      	ble.n	8004626 <_strtod_l+0x8de>
 8004542:	4629      	mov	r1, r5
 8004544:	2201      	movs	r2, #1
 8004546:	4620      	mov	r0, r4
 8004548:	f002 f94e 	bl	80067e8 <__lshift>
 800454c:	4631      	mov	r1, r6
 800454e:	4605      	mov	r5, r0
 8004550:	f002 f9ba 	bl	80068c8 <__mcmp>
 8004554:	2800      	cmp	r0, #0
 8004556:	dd66      	ble.n	8004626 <_strtod_l+0x8de>
 8004558:	9904      	ldr	r1, [sp, #16]
 800455a:	4a53      	ldr	r2, [pc, #332]	; (80046a8 <_strtod_l+0x960>)
 800455c:	465b      	mov	r3, fp
 800455e:	2900      	cmp	r1, #0
 8004560:	f000 8081 	beq.w	8004666 <_strtod_l+0x91e>
 8004564:	ea02 010b 	and.w	r1, r2, fp
 8004568:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800456c:	dc7b      	bgt.n	8004666 <_strtod_l+0x91e>
 800456e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004572:	f77f aea9 	ble.w	80042c8 <_strtod_l+0x580>
 8004576:	4b4d      	ldr	r3, [pc, #308]	; (80046ac <_strtod_l+0x964>)
 8004578:	4650      	mov	r0, sl
 800457a:	4659      	mov	r1, fp
 800457c:	2200      	movs	r2, #0
 800457e:	f7fc f83b 	bl	80005f8 <__aeabi_dmul>
 8004582:	460b      	mov	r3, r1
 8004584:	4303      	orrs	r3, r0
 8004586:	bf08      	it	eq
 8004588:	2322      	moveq	r3, #34	; 0x22
 800458a:	4682      	mov	sl, r0
 800458c:	468b      	mov	fp, r1
 800458e:	bf08      	it	eq
 8004590:	6023      	streq	r3, [r4, #0]
 8004592:	e62b      	b.n	80041ec <_strtod_l+0x4a4>
 8004594:	f04f 32ff 	mov.w	r2, #4294967295
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	ea03 0a0a 	and.w	sl, r3, sl
 80045a0:	e6e3      	b.n	800436a <_strtod_l+0x622>
 80045a2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80045a6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80045aa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80045ae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80045b2:	fa01 f308 	lsl.w	r3, r1, r8
 80045b6:	9308      	str	r3, [sp, #32]
 80045b8:	910d      	str	r1, [sp, #52]	; 0x34
 80045ba:	e746      	b.n	800444a <_strtod_l+0x702>
 80045bc:	2300      	movs	r3, #0
 80045be:	9308      	str	r3, [sp, #32]
 80045c0:	2301      	movs	r3, #1
 80045c2:	930d      	str	r3, [sp, #52]	; 0x34
 80045c4:	e741      	b.n	800444a <_strtod_l+0x702>
 80045c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80045c8:	4642      	mov	r2, r8
 80045ca:	4620      	mov	r0, r4
 80045cc:	f002 f90c 	bl	80067e8 <__lshift>
 80045d0:	9018      	str	r0, [sp, #96]	; 0x60
 80045d2:	2800      	cmp	r0, #0
 80045d4:	f47f af6b 	bne.w	80044ae <_strtod_l+0x766>
 80045d8:	e5fe      	b.n	80041d8 <_strtod_l+0x490>
 80045da:	465f      	mov	r7, fp
 80045dc:	d16e      	bne.n	80046bc <_strtod_l+0x974>
 80045de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80045e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80045e4:	b342      	cbz	r2, 8004638 <_strtod_l+0x8f0>
 80045e6:	4a32      	ldr	r2, [pc, #200]	; (80046b0 <_strtod_l+0x968>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d128      	bne.n	800463e <_strtod_l+0x8f6>
 80045ec:	9b04      	ldr	r3, [sp, #16]
 80045ee:	4651      	mov	r1, sl
 80045f0:	b1eb      	cbz	r3, 800462e <_strtod_l+0x8e6>
 80045f2:	4b2d      	ldr	r3, [pc, #180]	; (80046a8 <_strtod_l+0x960>)
 80045f4:	403b      	ands	r3, r7
 80045f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80045fa:	f04f 32ff 	mov.w	r2, #4294967295
 80045fe:	d819      	bhi.n	8004634 <_strtod_l+0x8ec>
 8004600:	0d1b      	lsrs	r3, r3, #20
 8004602:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	4299      	cmp	r1, r3
 800460c:	d117      	bne.n	800463e <_strtod_l+0x8f6>
 800460e:	4b29      	ldr	r3, [pc, #164]	; (80046b4 <_strtod_l+0x96c>)
 8004610:	429f      	cmp	r7, r3
 8004612:	d102      	bne.n	800461a <_strtod_l+0x8d2>
 8004614:	3101      	adds	r1, #1
 8004616:	f43f addf 	beq.w	80041d8 <_strtod_l+0x490>
 800461a:	4b23      	ldr	r3, [pc, #140]	; (80046a8 <_strtod_l+0x960>)
 800461c:	403b      	ands	r3, r7
 800461e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004622:	f04f 0a00 	mov.w	sl, #0
 8004626:	9b04      	ldr	r3, [sp, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1a4      	bne.n	8004576 <_strtod_l+0x82e>
 800462c:	e5de      	b.n	80041ec <_strtod_l+0x4a4>
 800462e:	f04f 33ff 	mov.w	r3, #4294967295
 8004632:	e7ea      	b.n	800460a <_strtod_l+0x8c2>
 8004634:	4613      	mov	r3, r2
 8004636:	e7e8      	b.n	800460a <_strtod_l+0x8c2>
 8004638:	ea53 030a 	orrs.w	r3, r3, sl
 800463c:	d08c      	beq.n	8004558 <_strtod_l+0x810>
 800463e:	9b08      	ldr	r3, [sp, #32]
 8004640:	b1db      	cbz	r3, 800467a <_strtod_l+0x932>
 8004642:	423b      	tst	r3, r7
 8004644:	d0ef      	beq.n	8004626 <_strtod_l+0x8de>
 8004646:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004648:	9a04      	ldr	r2, [sp, #16]
 800464a:	4650      	mov	r0, sl
 800464c:	4659      	mov	r1, fp
 800464e:	b1c3      	cbz	r3, 8004682 <_strtod_l+0x93a>
 8004650:	f7ff fb5c 	bl	8003d0c <sulp>
 8004654:	4602      	mov	r2, r0
 8004656:	460b      	mov	r3, r1
 8004658:	ec51 0b18 	vmov	r0, r1, d8
 800465c:	f7fb fe16 	bl	800028c <__adddf3>
 8004660:	4682      	mov	sl, r0
 8004662:	468b      	mov	fp, r1
 8004664:	e7df      	b.n	8004626 <_strtod_l+0x8de>
 8004666:	4013      	ands	r3, r2
 8004668:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800466c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004670:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004674:	f04f 3aff 	mov.w	sl, #4294967295
 8004678:	e7d5      	b.n	8004626 <_strtod_l+0x8de>
 800467a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800467c:	ea13 0f0a 	tst.w	r3, sl
 8004680:	e7e0      	b.n	8004644 <_strtod_l+0x8fc>
 8004682:	f7ff fb43 	bl	8003d0c <sulp>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	ec51 0b18 	vmov	r0, r1, d8
 800468e:	f7fb fdfb 	bl	8000288 <__aeabi_dsub>
 8004692:	2200      	movs	r2, #0
 8004694:	2300      	movs	r3, #0
 8004696:	4682      	mov	sl, r0
 8004698:	468b      	mov	fp, r1
 800469a:	f7fc fa15 	bl	8000ac8 <__aeabi_dcmpeq>
 800469e:	2800      	cmp	r0, #0
 80046a0:	d0c1      	beq.n	8004626 <_strtod_l+0x8de>
 80046a2:	e611      	b.n	80042c8 <_strtod_l+0x580>
 80046a4:	fffffc02 	.word	0xfffffc02
 80046a8:	7ff00000 	.word	0x7ff00000
 80046ac:	39500000 	.word	0x39500000
 80046b0:	000fffff 	.word	0x000fffff
 80046b4:	7fefffff 	.word	0x7fefffff
 80046b8:	08008438 	.word	0x08008438
 80046bc:	4631      	mov	r1, r6
 80046be:	4628      	mov	r0, r5
 80046c0:	f002 fa80 	bl	8006bc4 <__ratio>
 80046c4:	ec59 8b10 	vmov	r8, r9, d0
 80046c8:	ee10 0a10 	vmov	r0, s0
 80046cc:	2200      	movs	r2, #0
 80046ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80046d2:	4649      	mov	r1, r9
 80046d4:	f7fc fa0c 	bl	8000af0 <__aeabi_dcmple>
 80046d8:	2800      	cmp	r0, #0
 80046da:	d07a      	beq.n	80047d2 <_strtod_l+0xa8a>
 80046dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d04a      	beq.n	8004778 <_strtod_l+0xa30>
 80046e2:	4b95      	ldr	r3, [pc, #596]	; (8004938 <_strtod_l+0xbf0>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80046ea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8004938 <_strtod_l+0xbf0>
 80046ee:	f04f 0800 	mov.w	r8, #0
 80046f2:	4b92      	ldr	r3, [pc, #584]	; (800493c <_strtod_l+0xbf4>)
 80046f4:	403b      	ands	r3, r7
 80046f6:	930d      	str	r3, [sp, #52]	; 0x34
 80046f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80046fa:	4b91      	ldr	r3, [pc, #580]	; (8004940 <_strtod_l+0xbf8>)
 80046fc:	429a      	cmp	r2, r3
 80046fe:	f040 80b0 	bne.w	8004862 <_strtod_l+0xb1a>
 8004702:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004706:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800470a:	ec4b ab10 	vmov	d0, sl, fp
 800470e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004712:	f002 f97f 	bl	8006a14 <__ulp>
 8004716:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800471a:	ec53 2b10 	vmov	r2, r3, d0
 800471e:	f7fb ff6b 	bl	80005f8 <__aeabi_dmul>
 8004722:	4652      	mov	r2, sl
 8004724:	465b      	mov	r3, fp
 8004726:	f7fb fdb1 	bl	800028c <__adddf3>
 800472a:	460b      	mov	r3, r1
 800472c:	4983      	ldr	r1, [pc, #524]	; (800493c <_strtod_l+0xbf4>)
 800472e:	4a85      	ldr	r2, [pc, #532]	; (8004944 <_strtod_l+0xbfc>)
 8004730:	4019      	ands	r1, r3
 8004732:	4291      	cmp	r1, r2
 8004734:	4682      	mov	sl, r0
 8004736:	d960      	bls.n	80047fa <_strtod_l+0xab2>
 8004738:	ee18 3a90 	vmov	r3, s17
 800473c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004740:	4293      	cmp	r3, r2
 8004742:	d104      	bne.n	800474e <_strtod_l+0xa06>
 8004744:	ee18 3a10 	vmov	r3, s16
 8004748:	3301      	adds	r3, #1
 800474a:	f43f ad45 	beq.w	80041d8 <_strtod_l+0x490>
 800474e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8004950 <_strtod_l+0xc08>
 8004752:	f04f 3aff 	mov.w	sl, #4294967295
 8004756:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004758:	4620      	mov	r0, r4
 800475a:	f001 fe29 	bl	80063b0 <_Bfree>
 800475e:	9905      	ldr	r1, [sp, #20]
 8004760:	4620      	mov	r0, r4
 8004762:	f001 fe25 	bl	80063b0 <_Bfree>
 8004766:	4631      	mov	r1, r6
 8004768:	4620      	mov	r0, r4
 800476a:	f001 fe21 	bl	80063b0 <_Bfree>
 800476e:	4629      	mov	r1, r5
 8004770:	4620      	mov	r0, r4
 8004772:	f001 fe1d 	bl	80063b0 <_Bfree>
 8004776:	e61a      	b.n	80043ae <_strtod_l+0x666>
 8004778:	f1ba 0f00 	cmp.w	sl, #0
 800477c:	d11b      	bne.n	80047b6 <_strtod_l+0xa6e>
 800477e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004782:	b9f3      	cbnz	r3, 80047c2 <_strtod_l+0xa7a>
 8004784:	4b6c      	ldr	r3, [pc, #432]	; (8004938 <_strtod_l+0xbf0>)
 8004786:	2200      	movs	r2, #0
 8004788:	4640      	mov	r0, r8
 800478a:	4649      	mov	r1, r9
 800478c:	f7fc f9a6 	bl	8000adc <__aeabi_dcmplt>
 8004790:	b9d0      	cbnz	r0, 80047c8 <_strtod_l+0xa80>
 8004792:	4640      	mov	r0, r8
 8004794:	4649      	mov	r1, r9
 8004796:	4b6c      	ldr	r3, [pc, #432]	; (8004948 <_strtod_l+0xc00>)
 8004798:	2200      	movs	r2, #0
 800479a:	f7fb ff2d 	bl	80005f8 <__aeabi_dmul>
 800479e:	4680      	mov	r8, r0
 80047a0:	4689      	mov	r9, r1
 80047a2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80047a6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80047aa:	9315      	str	r3, [sp, #84]	; 0x54
 80047ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80047b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80047b4:	e79d      	b.n	80046f2 <_strtod_l+0x9aa>
 80047b6:	f1ba 0f01 	cmp.w	sl, #1
 80047ba:	d102      	bne.n	80047c2 <_strtod_l+0xa7a>
 80047bc:	2f00      	cmp	r7, #0
 80047be:	f43f ad83 	beq.w	80042c8 <_strtod_l+0x580>
 80047c2:	4b62      	ldr	r3, [pc, #392]	; (800494c <_strtod_l+0xc04>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	e78e      	b.n	80046e6 <_strtod_l+0x99e>
 80047c8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8004948 <_strtod_l+0xc00>
 80047cc:	f04f 0800 	mov.w	r8, #0
 80047d0:	e7e7      	b.n	80047a2 <_strtod_l+0xa5a>
 80047d2:	4b5d      	ldr	r3, [pc, #372]	; (8004948 <_strtod_l+0xc00>)
 80047d4:	4640      	mov	r0, r8
 80047d6:	4649      	mov	r1, r9
 80047d8:	2200      	movs	r2, #0
 80047da:	f7fb ff0d 	bl	80005f8 <__aeabi_dmul>
 80047de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047e0:	4680      	mov	r8, r0
 80047e2:	4689      	mov	r9, r1
 80047e4:	b933      	cbnz	r3, 80047f4 <_strtod_l+0xaac>
 80047e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80047ea:	900e      	str	r0, [sp, #56]	; 0x38
 80047ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80047ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80047f2:	e7dd      	b.n	80047b0 <_strtod_l+0xa68>
 80047f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80047f8:	e7f9      	b.n	80047ee <_strtod_l+0xaa6>
 80047fa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80047fe:	9b04      	ldr	r3, [sp, #16]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1a8      	bne.n	8004756 <_strtod_l+0xa0e>
 8004804:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004808:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800480a:	0d1b      	lsrs	r3, r3, #20
 800480c:	051b      	lsls	r3, r3, #20
 800480e:	429a      	cmp	r2, r3
 8004810:	d1a1      	bne.n	8004756 <_strtod_l+0xa0e>
 8004812:	4640      	mov	r0, r8
 8004814:	4649      	mov	r1, r9
 8004816:	f7fc fa4f 	bl	8000cb8 <__aeabi_d2lz>
 800481a:	f7fb febf 	bl	800059c <__aeabi_l2d>
 800481e:	4602      	mov	r2, r0
 8004820:	460b      	mov	r3, r1
 8004822:	4640      	mov	r0, r8
 8004824:	4649      	mov	r1, r9
 8004826:	f7fb fd2f 	bl	8000288 <__aeabi_dsub>
 800482a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800482c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004830:	ea43 030a 	orr.w	r3, r3, sl
 8004834:	4313      	orrs	r3, r2
 8004836:	4680      	mov	r8, r0
 8004838:	4689      	mov	r9, r1
 800483a:	d055      	beq.n	80048e8 <_strtod_l+0xba0>
 800483c:	a336      	add	r3, pc, #216	; (adr r3, 8004918 <_strtod_l+0xbd0>)
 800483e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004842:	f7fc f94b 	bl	8000adc <__aeabi_dcmplt>
 8004846:	2800      	cmp	r0, #0
 8004848:	f47f acd0 	bne.w	80041ec <_strtod_l+0x4a4>
 800484c:	a334      	add	r3, pc, #208	; (adr r3, 8004920 <_strtod_l+0xbd8>)
 800484e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004852:	4640      	mov	r0, r8
 8004854:	4649      	mov	r1, r9
 8004856:	f7fc f95f 	bl	8000b18 <__aeabi_dcmpgt>
 800485a:	2800      	cmp	r0, #0
 800485c:	f43f af7b 	beq.w	8004756 <_strtod_l+0xa0e>
 8004860:	e4c4      	b.n	80041ec <_strtod_l+0x4a4>
 8004862:	9b04      	ldr	r3, [sp, #16]
 8004864:	b333      	cbz	r3, 80048b4 <_strtod_l+0xb6c>
 8004866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004868:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800486c:	d822      	bhi.n	80048b4 <_strtod_l+0xb6c>
 800486e:	a32e      	add	r3, pc, #184	; (adr r3, 8004928 <_strtod_l+0xbe0>)
 8004870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004874:	4640      	mov	r0, r8
 8004876:	4649      	mov	r1, r9
 8004878:	f7fc f93a 	bl	8000af0 <__aeabi_dcmple>
 800487c:	b1a0      	cbz	r0, 80048a8 <_strtod_l+0xb60>
 800487e:	4649      	mov	r1, r9
 8004880:	4640      	mov	r0, r8
 8004882:	f7fc f991 	bl	8000ba8 <__aeabi_d2uiz>
 8004886:	2801      	cmp	r0, #1
 8004888:	bf38      	it	cc
 800488a:	2001      	movcc	r0, #1
 800488c:	f7fb fe3a 	bl	8000504 <__aeabi_ui2d>
 8004890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004892:	4680      	mov	r8, r0
 8004894:	4689      	mov	r9, r1
 8004896:	bb23      	cbnz	r3, 80048e2 <_strtod_l+0xb9a>
 8004898:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800489c:	9010      	str	r0, [sp, #64]	; 0x40
 800489e:	9311      	str	r3, [sp, #68]	; 0x44
 80048a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80048a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80048a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80048ac:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80048b0:	1a9b      	subs	r3, r3, r2
 80048b2:	9309      	str	r3, [sp, #36]	; 0x24
 80048b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80048b8:	eeb0 0a48 	vmov.f32	s0, s16
 80048bc:	eef0 0a68 	vmov.f32	s1, s17
 80048c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80048c4:	f002 f8a6 	bl	8006a14 <__ulp>
 80048c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80048cc:	ec53 2b10 	vmov	r2, r3, d0
 80048d0:	f7fb fe92 	bl	80005f8 <__aeabi_dmul>
 80048d4:	ec53 2b18 	vmov	r2, r3, d8
 80048d8:	f7fb fcd8 	bl	800028c <__adddf3>
 80048dc:	4682      	mov	sl, r0
 80048de:	468b      	mov	fp, r1
 80048e0:	e78d      	b.n	80047fe <_strtod_l+0xab6>
 80048e2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80048e6:	e7db      	b.n	80048a0 <_strtod_l+0xb58>
 80048e8:	a311      	add	r3, pc, #68	; (adr r3, 8004930 <_strtod_l+0xbe8>)
 80048ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ee:	f7fc f8f5 	bl	8000adc <__aeabi_dcmplt>
 80048f2:	e7b2      	b.n	800485a <_strtod_l+0xb12>
 80048f4:	2300      	movs	r3, #0
 80048f6:	930a      	str	r3, [sp, #40]	; 0x28
 80048f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80048fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80048fc:	6013      	str	r3, [r2, #0]
 80048fe:	f7ff ba6b 	b.w	8003dd8 <_strtod_l+0x90>
 8004902:	2a65      	cmp	r2, #101	; 0x65
 8004904:	f43f ab5f 	beq.w	8003fc6 <_strtod_l+0x27e>
 8004908:	2a45      	cmp	r2, #69	; 0x45
 800490a:	f43f ab5c 	beq.w	8003fc6 <_strtod_l+0x27e>
 800490e:	2301      	movs	r3, #1
 8004910:	f7ff bb94 	b.w	800403c <_strtod_l+0x2f4>
 8004914:	f3af 8000 	nop.w
 8004918:	94a03595 	.word	0x94a03595
 800491c:	3fdfffff 	.word	0x3fdfffff
 8004920:	35afe535 	.word	0x35afe535
 8004924:	3fe00000 	.word	0x3fe00000
 8004928:	ffc00000 	.word	0xffc00000
 800492c:	41dfffff 	.word	0x41dfffff
 8004930:	94a03595 	.word	0x94a03595
 8004934:	3fcfffff 	.word	0x3fcfffff
 8004938:	3ff00000 	.word	0x3ff00000
 800493c:	7ff00000 	.word	0x7ff00000
 8004940:	7fe00000 	.word	0x7fe00000
 8004944:	7c9fffff 	.word	0x7c9fffff
 8004948:	3fe00000 	.word	0x3fe00000
 800494c:	bff00000 	.word	0xbff00000
 8004950:	7fefffff 	.word	0x7fefffff

08004954 <_strtod_r>:
 8004954:	4b01      	ldr	r3, [pc, #4]	; (800495c <_strtod_r+0x8>)
 8004956:	f7ff b9f7 	b.w	8003d48 <_strtod_l>
 800495a:	bf00      	nop
 800495c:	20000074 	.word	0x20000074

08004960 <_strtol_l.constprop.0>:
 8004960:	2b01      	cmp	r3, #1
 8004962:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004966:	d001      	beq.n	800496c <_strtol_l.constprop.0+0xc>
 8004968:	2b24      	cmp	r3, #36	; 0x24
 800496a:	d906      	bls.n	800497a <_strtol_l.constprop.0+0x1a>
 800496c:	f7fe fa06 	bl	8002d7c <__errno>
 8004970:	2316      	movs	r3, #22
 8004972:	6003      	str	r3, [r0, #0]
 8004974:	2000      	movs	r0, #0
 8004976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800497a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004a60 <_strtol_l.constprop.0+0x100>
 800497e:	460d      	mov	r5, r1
 8004980:	462e      	mov	r6, r5
 8004982:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004986:	f814 700c 	ldrb.w	r7, [r4, ip]
 800498a:	f017 0708 	ands.w	r7, r7, #8
 800498e:	d1f7      	bne.n	8004980 <_strtol_l.constprop.0+0x20>
 8004990:	2c2d      	cmp	r4, #45	; 0x2d
 8004992:	d132      	bne.n	80049fa <_strtol_l.constprop.0+0x9a>
 8004994:	782c      	ldrb	r4, [r5, #0]
 8004996:	2701      	movs	r7, #1
 8004998:	1cb5      	adds	r5, r6, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d05b      	beq.n	8004a56 <_strtol_l.constprop.0+0xf6>
 800499e:	2b10      	cmp	r3, #16
 80049a0:	d109      	bne.n	80049b6 <_strtol_l.constprop.0+0x56>
 80049a2:	2c30      	cmp	r4, #48	; 0x30
 80049a4:	d107      	bne.n	80049b6 <_strtol_l.constprop.0+0x56>
 80049a6:	782c      	ldrb	r4, [r5, #0]
 80049a8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80049ac:	2c58      	cmp	r4, #88	; 0x58
 80049ae:	d14d      	bne.n	8004a4c <_strtol_l.constprop.0+0xec>
 80049b0:	786c      	ldrb	r4, [r5, #1]
 80049b2:	2310      	movs	r3, #16
 80049b4:	3502      	adds	r5, #2
 80049b6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80049ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80049be:	f04f 0c00 	mov.w	ip, #0
 80049c2:	fbb8 f9f3 	udiv	r9, r8, r3
 80049c6:	4666      	mov	r6, ip
 80049c8:	fb03 8a19 	mls	sl, r3, r9, r8
 80049cc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80049d0:	f1be 0f09 	cmp.w	lr, #9
 80049d4:	d816      	bhi.n	8004a04 <_strtol_l.constprop.0+0xa4>
 80049d6:	4674      	mov	r4, lr
 80049d8:	42a3      	cmp	r3, r4
 80049da:	dd24      	ble.n	8004a26 <_strtol_l.constprop.0+0xc6>
 80049dc:	f1bc 0f00 	cmp.w	ip, #0
 80049e0:	db1e      	blt.n	8004a20 <_strtol_l.constprop.0+0xc0>
 80049e2:	45b1      	cmp	r9, r6
 80049e4:	d31c      	bcc.n	8004a20 <_strtol_l.constprop.0+0xc0>
 80049e6:	d101      	bne.n	80049ec <_strtol_l.constprop.0+0x8c>
 80049e8:	45a2      	cmp	sl, r4
 80049ea:	db19      	blt.n	8004a20 <_strtol_l.constprop.0+0xc0>
 80049ec:	fb06 4603 	mla	r6, r6, r3, r4
 80049f0:	f04f 0c01 	mov.w	ip, #1
 80049f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80049f8:	e7e8      	b.n	80049cc <_strtol_l.constprop.0+0x6c>
 80049fa:	2c2b      	cmp	r4, #43	; 0x2b
 80049fc:	bf04      	itt	eq
 80049fe:	782c      	ldrbeq	r4, [r5, #0]
 8004a00:	1cb5      	addeq	r5, r6, #2
 8004a02:	e7ca      	b.n	800499a <_strtol_l.constprop.0+0x3a>
 8004a04:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004a08:	f1be 0f19 	cmp.w	lr, #25
 8004a0c:	d801      	bhi.n	8004a12 <_strtol_l.constprop.0+0xb2>
 8004a0e:	3c37      	subs	r4, #55	; 0x37
 8004a10:	e7e2      	b.n	80049d8 <_strtol_l.constprop.0+0x78>
 8004a12:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004a16:	f1be 0f19 	cmp.w	lr, #25
 8004a1a:	d804      	bhi.n	8004a26 <_strtol_l.constprop.0+0xc6>
 8004a1c:	3c57      	subs	r4, #87	; 0x57
 8004a1e:	e7db      	b.n	80049d8 <_strtol_l.constprop.0+0x78>
 8004a20:	f04f 3cff 	mov.w	ip, #4294967295
 8004a24:	e7e6      	b.n	80049f4 <_strtol_l.constprop.0+0x94>
 8004a26:	f1bc 0f00 	cmp.w	ip, #0
 8004a2a:	da05      	bge.n	8004a38 <_strtol_l.constprop.0+0xd8>
 8004a2c:	2322      	movs	r3, #34	; 0x22
 8004a2e:	6003      	str	r3, [r0, #0]
 8004a30:	4646      	mov	r6, r8
 8004a32:	b942      	cbnz	r2, 8004a46 <_strtol_l.constprop.0+0xe6>
 8004a34:	4630      	mov	r0, r6
 8004a36:	e79e      	b.n	8004976 <_strtol_l.constprop.0+0x16>
 8004a38:	b107      	cbz	r7, 8004a3c <_strtol_l.constprop.0+0xdc>
 8004a3a:	4276      	negs	r6, r6
 8004a3c:	2a00      	cmp	r2, #0
 8004a3e:	d0f9      	beq.n	8004a34 <_strtol_l.constprop.0+0xd4>
 8004a40:	f1bc 0f00 	cmp.w	ip, #0
 8004a44:	d000      	beq.n	8004a48 <_strtol_l.constprop.0+0xe8>
 8004a46:	1e69      	subs	r1, r5, #1
 8004a48:	6011      	str	r1, [r2, #0]
 8004a4a:	e7f3      	b.n	8004a34 <_strtol_l.constprop.0+0xd4>
 8004a4c:	2430      	movs	r4, #48	; 0x30
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1b1      	bne.n	80049b6 <_strtol_l.constprop.0+0x56>
 8004a52:	2308      	movs	r3, #8
 8004a54:	e7af      	b.n	80049b6 <_strtol_l.constprop.0+0x56>
 8004a56:	2c30      	cmp	r4, #48	; 0x30
 8004a58:	d0a5      	beq.n	80049a6 <_strtol_l.constprop.0+0x46>
 8004a5a:	230a      	movs	r3, #10
 8004a5c:	e7ab      	b.n	80049b6 <_strtol_l.constprop.0+0x56>
 8004a5e:	bf00      	nop
 8004a60:	08008461 	.word	0x08008461

08004a64 <_strtol_r>:
 8004a64:	f7ff bf7c 	b.w	8004960 <_strtol_l.constprop.0>

08004a68 <quorem>:
 8004a68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a6c:	6903      	ldr	r3, [r0, #16]
 8004a6e:	690c      	ldr	r4, [r1, #16]
 8004a70:	42a3      	cmp	r3, r4
 8004a72:	4607      	mov	r7, r0
 8004a74:	f2c0 8081 	blt.w	8004b7a <quorem+0x112>
 8004a78:	3c01      	subs	r4, #1
 8004a7a:	f101 0814 	add.w	r8, r1, #20
 8004a7e:	f100 0514 	add.w	r5, r0, #20
 8004a82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a86:	9301      	str	r3, [sp, #4]
 8004a88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a90:	3301      	adds	r3, #1
 8004a92:	429a      	cmp	r2, r3
 8004a94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004a98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004aa0:	d331      	bcc.n	8004b06 <quorem+0x9e>
 8004aa2:	f04f 0e00 	mov.w	lr, #0
 8004aa6:	4640      	mov	r0, r8
 8004aa8:	46ac      	mov	ip, r5
 8004aaa:	46f2      	mov	sl, lr
 8004aac:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ab0:	b293      	uxth	r3, r2
 8004ab2:	fb06 e303 	mla	r3, r6, r3, lr
 8004ab6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	ebaa 0303 	sub.w	r3, sl, r3
 8004ac0:	f8dc a000 	ldr.w	sl, [ip]
 8004ac4:	0c12      	lsrs	r2, r2, #16
 8004ac6:	fa13 f38a 	uxtah	r3, r3, sl
 8004aca:	fb06 e202 	mla	r2, r6, r2, lr
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	9b00      	ldr	r3, [sp, #0]
 8004ad2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004ad6:	b292      	uxth	r2, r2
 8004ad8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004adc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ae0:	f8bd 3000 	ldrh.w	r3, [sp]
 8004ae4:	4581      	cmp	r9, r0
 8004ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004aea:	f84c 3b04 	str.w	r3, [ip], #4
 8004aee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004af2:	d2db      	bcs.n	8004aac <quorem+0x44>
 8004af4:	f855 300b 	ldr.w	r3, [r5, fp]
 8004af8:	b92b      	cbnz	r3, 8004b06 <quorem+0x9e>
 8004afa:	9b01      	ldr	r3, [sp, #4]
 8004afc:	3b04      	subs	r3, #4
 8004afe:	429d      	cmp	r5, r3
 8004b00:	461a      	mov	r2, r3
 8004b02:	d32e      	bcc.n	8004b62 <quorem+0xfa>
 8004b04:	613c      	str	r4, [r7, #16]
 8004b06:	4638      	mov	r0, r7
 8004b08:	f001 fede 	bl	80068c8 <__mcmp>
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	db24      	blt.n	8004b5a <quorem+0xf2>
 8004b10:	3601      	adds	r6, #1
 8004b12:	4628      	mov	r0, r5
 8004b14:	f04f 0c00 	mov.w	ip, #0
 8004b18:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b1c:	f8d0 e000 	ldr.w	lr, [r0]
 8004b20:	b293      	uxth	r3, r2
 8004b22:	ebac 0303 	sub.w	r3, ip, r3
 8004b26:	0c12      	lsrs	r2, r2, #16
 8004b28:	fa13 f38e 	uxtah	r3, r3, lr
 8004b2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004b30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b3a:	45c1      	cmp	r9, r8
 8004b3c:	f840 3b04 	str.w	r3, [r0], #4
 8004b40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004b44:	d2e8      	bcs.n	8004b18 <quorem+0xb0>
 8004b46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b4e:	b922      	cbnz	r2, 8004b5a <quorem+0xf2>
 8004b50:	3b04      	subs	r3, #4
 8004b52:	429d      	cmp	r5, r3
 8004b54:	461a      	mov	r2, r3
 8004b56:	d30a      	bcc.n	8004b6e <quorem+0x106>
 8004b58:	613c      	str	r4, [r7, #16]
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	b003      	add	sp, #12
 8004b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	3b04      	subs	r3, #4
 8004b66:	2a00      	cmp	r2, #0
 8004b68:	d1cc      	bne.n	8004b04 <quorem+0x9c>
 8004b6a:	3c01      	subs	r4, #1
 8004b6c:	e7c7      	b.n	8004afe <quorem+0x96>
 8004b6e:	6812      	ldr	r2, [r2, #0]
 8004b70:	3b04      	subs	r3, #4
 8004b72:	2a00      	cmp	r2, #0
 8004b74:	d1f0      	bne.n	8004b58 <quorem+0xf0>
 8004b76:	3c01      	subs	r4, #1
 8004b78:	e7eb      	b.n	8004b52 <quorem+0xea>
 8004b7a:	2000      	movs	r0, #0
 8004b7c:	e7ee      	b.n	8004b5c <quorem+0xf4>
	...

08004b80 <_dtoa_r>:
 8004b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b84:	ed2d 8b04 	vpush	{d8-d9}
 8004b88:	ec57 6b10 	vmov	r6, r7, d0
 8004b8c:	b093      	sub	sp, #76	; 0x4c
 8004b8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004b90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004b94:	9106      	str	r1, [sp, #24]
 8004b96:	ee10 aa10 	vmov	sl, s0
 8004b9a:	4604      	mov	r4, r0
 8004b9c:	9209      	str	r2, [sp, #36]	; 0x24
 8004b9e:	930c      	str	r3, [sp, #48]	; 0x30
 8004ba0:	46bb      	mov	fp, r7
 8004ba2:	b975      	cbnz	r5, 8004bc2 <_dtoa_r+0x42>
 8004ba4:	2010      	movs	r0, #16
 8004ba6:	f001 fb9b 	bl	80062e0 <malloc>
 8004baa:	4602      	mov	r2, r0
 8004bac:	6260      	str	r0, [r4, #36]	; 0x24
 8004bae:	b920      	cbnz	r0, 8004bba <_dtoa_r+0x3a>
 8004bb0:	4ba7      	ldr	r3, [pc, #668]	; (8004e50 <_dtoa_r+0x2d0>)
 8004bb2:	21ea      	movs	r1, #234	; 0xea
 8004bb4:	48a7      	ldr	r0, [pc, #668]	; (8004e54 <_dtoa_r+0x2d4>)
 8004bb6:	f003 faad 	bl	8008114 <__assert_func>
 8004bba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004bbe:	6005      	str	r5, [r0, #0]
 8004bc0:	60c5      	str	r5, [r0, #12]
 8004bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bc4:	6819      	ldr	r1, [r3, #0]
 8004bc6:	b151      	cbz	r1, 8004bde <_dtoa_r+0x5e>
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	604a      	str	r2, [r1, #4]
 8004bcc:	2301      	movs	r3, #1
 8004bce:	4093      	lsls	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f001 fbec 	bl	80063b0 <_Bfree>
 8004bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	1e3b      	subs	r3, r7, #0
 8004be0:	bfaa      	itet	ge
 8004be2:	2300      	movge	r3, #0
 8004be4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004be8:	f8c8 3000 	strge.w	r3, [r8]
 8004bec:	4b9a      	ldr	r3, [pc, #616]	; (8004e58 <_dtoa_r+0x2d8>)
 8004bee:	bfbc      	itt	lt
 8004bf0:	2201      	movlt	r2, #1
 8004bf2:	f8c8 2000 	strlt.w	r2, [r8]
 8004bf6:	ea33 030b 	bics.w	r3, r3, fp
 8004bfa:	d11b      	bne.n	8004c34 <_dtoa_r+0xb4>
 8004bfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bfe:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c02:	6013      	str	r3, [r2, #0]
 8004c04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c08:	4333      	orrs	r3, r6
 8004c0a:	f000 8592 	beq.w	8005732 <_dtoa_r+0xbb2>
 8004c0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c10:	b963      	cbnz	r3, 8004c2c <_dtoa_r+0xac>
 8004c12:	4b92      	ldr	r3, [pc, #584]	; (8004e5c <_dtoa_r+0x2dc>)
 8004c14:	e022      	b.n	8004c5c <_dtoa_r+0xdc>
 8004c16:	4b92      	ldr	r3, [pc, #584]	; (8004e60 <_dtoa_r+0x2e0>)
 8004c18:	9301      	str	r3, [sp, #4]
 8004c1a:	3308      	adds	r3, #8
 8004c1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c1e:	6013      	str	r3, [r2, #0]
 8004c20:	9801      	ldr	r0, [sp, #4]
 8004c22:	b013      	add	sp, #76	; 0x4c
 8004c24:	ecbd 8b04 	vpop	{d8-d9}
 8004c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c2c:	4b8b      	ldr	r3, [pc, #556]	; (8004e5c <_dtoa_r+0x2dc>)
 8004c2e:	9301      	str	r3, [sp, #4]
 8004c30:	3303      	adds	r3, #3
 8004c32:	e7f3      	b.n	8004c1c <_dtoa_r+0x9c>
 8004c34:	2200      	movs	r2, #0
 8004c36:	2300      	movs	r3, #0
 8004c38:	4650      	mov	r0, sl
 8004c3a:	4659      	mov	r1, fp
 8004c3c:	f7fb ff44 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c40:	ec4b ab19 	vmov	d9, sl, fp
 8004c44:	4680      	mov	r8, r0
 8004c46:	b158      	cbz	r0, 8004c60 <_dtoa_r+0xe0>
 8004c48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]
 8004c4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 856b 	beq.w	800572c <_dtoa_r+0xbac>
 8004c56:	4883      	ldr	r0, [pc, #524]	; (8004e64 <_dtoa_r+0x2e4>)
 8004c58:	6018      	str	r0, [r3, #0]
 8004c5a:	1e43      	subs	r3, r0, #1
 8004c5c:	9301      	str	r3, [sp, #4]
 8004c5e:	e7df      	b.n	8004c20 <_dtoa_r+0xa0>
 8004c60:	ec4b ab10 	vmov	d0, sl, fp
 8004c64:	aa10      	add	r2, sp, #64	; 0x40
 8004c66:	a911      	add	r1, sp, #68	; 0x44
 8004c68:	4620      	mov	r0, r4
 8004c6a:	f001 ff4f 	bl	8006b0c <__d2b>
 8004c6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004c72:	ee08 0a10 	vmov	s16, r0
 8004c76:	2d00      	cmp	r5, #0
 8004c78:	f000 8084 	beq.w	8004d84 <_dtoa_r+0x204>
 8004c7c:	ee19 3a90 	vmov	r3, s19
 8004c80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004c88:	4656      	mov	r6, sl
 8004c8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004c8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004c92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004c96:	4b74      	ldr	r3, [pc, #464]	; (8004e68 <_dtoa_r+0x2e8>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	4639      	mov	r1, r7
 8004c9e:	f7fb faf3 	bl	8000288 <__aeabi_dsub>
 8004ca2:	a365      	add	r3, pc, #404	; (adr r3, 8004e38 <_dtoa_r+0x2b8>)
 8004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca8:	f7fb fca6 	bl	80005f8 <__aeabi_dmul>
 8004cac:	a364      	add	r3, pc, #400	; (adr r3, 8004e40 <_dtoa_r+0x2c0>)
 8004cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb2:	f7fb faeb 	bl	800028c <__adddf3>
 8004cb6:	4606      	mov	r6, r0
 8004cb8:	4628      	mov	r0, r5
 8004cba:	460f      	mov	r7, r1
 8004cbc:	f7fb fc32 	bl	8000524 <__aeabi_i2d>
 8004cc0:	a361      	add	r3, pc, #388	; (adr r3, 8004e48 <_dtoa_r+0x2c8>)
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	f7fb fc97 	bl	80005f8 <__aeabi_dmul>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4630      	mov	r0, r6
 8004cd0:	4639      	mov	r1, r7
 8004cd2:	f7fb fadb 	bl	800028c <__adddf3>
 8004cd6:	4606      	mov	r6, r0
 8004cd8:	460f      	mov	r7, r1
 8004cda:	f7fb ff3d 	bl	8000b58 <__aeabi_d2iz>
 8004cde:	2200      	movs	r2, #0
 8004ce0:	9000      	str	r0, [sp, #0]
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	4639      	mov	r1, r7
 8004ce8:	f7fb fef8 	bl	8000adc <__aeabi_dcmplt>
 8004cec:	b150      	cbz	r0, 8004d04 <_dtoa_r+0x184>
 8004cee:	9800      	ldr	r0, [sp, #0]
 8004cf0:	f7fb fc18 	bl	8000524 <__aeabi_i2d>
 8004cf4:	4632      	mov	r2, r6
 8004cf6:	463b      	mov	r3, r7
 8004cf8:	f7fb fee6 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cfc:	b910      	cbnz	r0, 8004d04 <_dtoa_r+0x184>
 8004cfe:	9b00      	ldr	r3, [sp, #0]
 8004d00:	3b01      	subs	r3, #1
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	9b00      	ldr	r3, [sp, #0]
 8004d06:	2b16      	cmp	r3, #22
 8004d08:	d85a      	bhi.n	8004dc0 <_dtoa_r+0x240>
 8004d0a:	9a00      	ldr	r2, [sp, #0]
 8004d0c:	4b57      	ldr	r3, [pc, #348]	; (8004e6c <_dtoa_r+0x2ec>)
 8004d0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	ec51 0b19 	vmov	r0, r1, d9
 8004d1a:	f7fb fedf 	bl	8000adc <__aeabi_dcmplt>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d050      	beq.n	8004dc4 <_dtoa_r+0x244>
 8004d22:	9b00      	ldr	r3, [sp, #0]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	2300      	movs	r3, #0
 8004d2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d2e:	1b5d      	subs	r5, r3, r5
 8004d30:	1e6b      	subs	r3, r5, #1
 8004d32:	9305      	str	r3, [sp, #20]
 8004d34:	bf45      	ittet	mi
 8004d36:	f1c5 0301 	rsbmi	r3, r5, #1
 8004d3a:	9304      	strmi	r3, [sp, #16]
 8004d3c:	2300      	movpl	r3, #0
 8004d3e:	2300      	movmi	r3, #0
 8004d40:	bf4c      	ite	mi
 8004d42:	9305      	strmi	r3, [sp, #20]
 8004d44:	9304      	strpl	r3, [sp, #16]
 8004d46:	9b00      	ldr	r3, [sp, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	db3d      	blt.n	8004dc8 <_dtoa_r+0x248>
 8004d4c:	9b05      	ldr	r3, [sp, #20]
 8004d4e:	9a00      	ldr	r2, [sp, #0]
 8004d50:	920a      	str	r2, [sp, #40]	; 0x28
 8004d52:	4413      	add	r3, r2
 8004d54:	9305      	str	r3, [sp, #20]
 8004d56:	2300      	movs	r3, #0
 8004d58:	9307      	str	r3, [sp, #28]
 8004d5a:	9b06      	ldr	r3, [sp, #24]
 8004d5c:	2b09      	cmp	r3, #9
 8004d5e:	f200 8089 	bhi.w	8004e74 <_dtoa_r+0x2f4>
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	bfc4      	itt	gt
 8004d66:	3b04      	subgt	r3, #4
 8004d68:	9306      	strgt	r3, [sp, #24]
 8004d6a:	9b06      	ldr	r3, [sp, #24]
 8004d6c:	f1a3 0302 	sub.w	r3, r3, #2
 8004d70:	bfcc      	ite	gt
 8004d72:	2500      	movgt	r5, #0
 8004d74:	2501      	movle	r5, #1
 8004d76:	2b03      	cmp	r3, #3
 8004d78:	f200 8087 	bhi.w	8004e8a <_dtoa_r+0x30a>
 8004d7c:	e8df f003 	tbb	[pc, r3]
 8004d80:	59383a2d 	.word	0x59383a2d
 8004d84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004d88:	441d      	add	r5, r3
 8004d8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004d8e:	2b20      	cmp	r3, #32
 8004d90:	bfc1      	itttt	gt
 8004d92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004d96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004d9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8004d9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004da2:	bfda      	itte	le
 8004da4:	f1c3 0320 	rsble	r3, r3, #32
 8004da8:	fa06 f003 	lslle.w	r0, r6, r3
 8004dac:	4318      	orrgt	r0, r3
 8004dae:	f7fb fba9 	bl	8000504 <__aeabi_ui2d>
 8004db2:	2301      	movs	r3, #1
 8004db4:	4606      	mov	r6, r0
 8004db6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004dba:	3d01      	subs	r5, #1
 8004dbc:	930e      	str	r3, [sp, #56]	; 0x38
 8004dbe:	e76a      	b.n	8004c96 <_dtoa_r+0x116>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e7b2      	b.n	8004d2a <_dtoa_r+0x1aa>
 8004dc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8004dc6:	e7b1      	b.n	8004d2c <_dtoa_r+0x1ac>
 8004dc8:	9b04      	ldr	r3, [sp, #16]
 8004dca:	9a00      	ldr	r2, [sp, #0]
 8004dcc:	1a9b      	subs	r3, r3, r2
 8004dce:	9304      	str	r3, [sp, #16]
 8004dd0:	4253      	negs	r3, r2
 8004dd2:	9307      	str	r3, [sp, #28]
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	930a      	str	r3, [sp, #40]	; 0x28
 8004dd8:	e7bf      	b.n	8004d5a <_dtoa_r+0x1da>
 8004dda:	2300      	movs	r3, #0
 8004ddc:	9308      	str	r3, [sp, #32]
 8004dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	dc55      	bgt.n	8004e90 <_dtoa_r+0x310>
 8004de4:	2301      	movs	r3, #1
 8004de6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004dea:	461a      	mov	r2, r3
 8004dec:	9209      	str	r2, [sp, #36]	; 0x24
 8004dee:	e00c      	b.n	8004e0a <_dtoa_r+0x28a>
 8004df0:	2301      	movs	r3, #1
 8004df2:	e7f3      	b.n	8004ddc <_dtoa_r+0x25c>
 8004df4:	2300      	movs	r3, #0
 8004df6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004df8:	9308      	str	r3, [sp, #32]
 8004dfa:	9b00      	ldr	r3, [sp, #0]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	9302      	str	r3, [sp, #8]
 8004e00:	3301      	adds	r3, #1
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	9303      	str	r3, [sp, #12]
 8004e06:	bfb8      	it	lt
 8004e08:	2301      	movlt	r3, #1
 8004e0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	6042      	str	r2, [r0, #4]
 8004e10:	2204      	movs	r2, #4
 8004e12:	f102 0614 	add.w	r6, r2, #20
 8004e16:	429e      	cmp	r6, r3
 8004e18:	6841      	ldr	r1, [r0, #4]
 8004e1a:	d93d      	bls.n	8004e98 <_dtoa_r+0x318>
 8004e1c:	4620      	mov	r0, r4
 8004e1e:	f001 fa87 	bl	8006330 <_Balloc>
 8004e22:	9001      	str	r0, [sp, #4]
 8004e24:	2800      	cmp	r0, #0
 8004e26:	d13b      	bne.n	8004ea0 <_dtoa_r+0x320>
 8004e28:	4b11      	ldr	r3, [pc, #68]	; (8004e70 <_dtoa_r+0x2f0>)
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004e30:	e6c0      	b.n	8004bb4 <_dtoa_r+0x34>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e7df      	b.n	8004df6 <_dtoa_r+0x276>
 8004e36:	bf00      	nop
 8004e38:	636f4361 	.word	0x636f4361
 8004e3c:	3fd287a7 	.word	0x3fd287a7
 8004e40:	8b60c8b3 	.word	0x8b60c8b3
 8004e44:	3fc68a28 	.word	0x3fc68a28
 8004e48:	509f79fb 	.word	0x509f79fb
 8004e4c:	3fd34413 	.word	0x3fd34413
 8004e50:	0800856e 	.word	0x0800856e
 8004e54:	08008585 	.word	0x08008585
 8004e58:	7ff00000 	.word	0x7ff00000
 8004e5c:	0800856a 	.word	0x0800856a
 8004e60:	08008561 	.word	0x08008561
 8004e64:	08008842 	.word	0x08008842
 8004e68:	3ff80000 	.word	0x3ff80000
 8004e6c:	08008758 	.word	0x08008758
 8004e70:	080085e0 	.word	0x080085e0
 8004e74:	2501      	movs	r5, #1
 8004e76:	2300      	movs	r3, #0
 8004e78:	9306      	str	r3, [sp, #24]
 8004e7a:	9508      	str	r5, [sp, #32]
 8004e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e84:	2200      	movs	r2, #0
 8004e86:	2312      	movs	r3, #18
 8004e88:	e7b0      	b.n	8004dec <_dtoa_r+0x26c>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	9308      	str	r3, [sp, #32]
 8004e8e:	e7f5      	b.n	8004e7c <_dtoa_r+0x2fc>
 8004e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e96:	e7b8      	b.n	8004e0a <_dtoa_r+0x28a>
 8004e98:	3101      	adds	r1, #1
 8004e9a:	6041      	str	r1, [r0, #4]
 8004e9c:	0052      	lsls	r2, r2, #1
 8004e9e:	e7b8      	b.n	8004e12 <_dtoa_r+0x292>
 8004ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ea2:	9a01      	ldr	r2, [sp, #4]
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	9b03      	ldr	r3, [sp, #12]
 8004ea8:	2b0e      	cmp	r3, #14
 8004eaa:	f200 809d 	bhi.w	8004fe8 <_dtoa_r+0x468>
 8004eae:	2d00      	cmp	r5, #0
 8004eb0:	f000 809a 	beq.w	8004fe8 <_dtoa_r+0x468>
 8004eb4:	9b00      	ldr	r3, [sp, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	dd32      	ble.n	8004f20 <_dtoa_r+0x3a0>
 8004eba:	4ab7      	ldr	r2, [pc, #732]	; (8005198 <_dtoa_r+0x618>)
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004ec4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ec8:	9b00      	ldr	r3, [sp, #0]
 8004eca:	05d8      	lsls	r0, r3, #23
 8004ecc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004ed0:	d516      	bpl.n	8004f00 <_dtoa_r+0x380>
 8004ed2:	4bb2      	ldr	r3, [pc, #712]	; (800519c <_dtoa_r+0x61c>)
 8004ed4:	ec51 0b19 	vmov	r0, r1, d9
 8004ed8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004edc:	f7fb fcb6 	bl	800084c <__aeabi_ddiv>
 8004ee0:	f007 070f 	and.w	r7, r7, #15
 8004ee4:	4682      	mov	sl, r0
 8004ee6:	468b      	mov	fp, r1
 8004ee8:	2503      	movs	r5, #3
 8004eea:	4eac      	ldr	r6, [pc, #688]	; (800519c <_dtoa_r+0x61c>)
 8004eec:	b957      	cbnz	r7, 8004f04 <_dtoa_r+0x384>
 8004eee:	4642      	mov	r2, r8
 8004ef0:	464b      	mov	r3, r9
 8004ef2:	4650      	mov	r0, sl
 8004ef4:	4659      	mov	r1, fp
 8004ef6:	f7fb fca9 	bl	800084c <__aeabi_ddiv>
 8004efa:	4682      	mov	sl, r0
 8004efc:	468b      	mov	fp, r1
 8004efe:	e028      	b.n	8004f52 <_dtoa_r+0x3d2>
 8004f00:	2502      	movs	r5, #2
 8004f02:	e7f2      	b.n	8004eea <_dtoa_r+0x36a>
 8004f04:	07f9      	lsls	r1, r7, #31
 8004f06:	d508      	bpl.n	8004f1a <_dtoa_r+0x39a>
 8004f08:	4640      	mov	r0, r8
 8004f0a:	4649      	mov	r1, r9
 8004f0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f10:	f7fb fb72 	bl	80005f8 <__aeabi_dmul>
 8004f14:	3501      	adds	r5, #1
 8004f16:	4680      	mov	r8, r0
 8004f18:	4689      	mov	r9, r1
 8004f1a:	107f      	asrs	r7, r7, #1
 8004f1c:	3608      	adds	r6, #8
 8004f1e:	e7e5      	b.n	8004eec <_dtoa_r+0x36c>
 8004f20:	f000 809b 	beq.w	800505a <_dtoa_r+0x4da>
 8004f24:	9b00      	ldr	r3, [sp, #0]
 8004f26:	4f9d      	ldr	r7, [pc, #628]	; (800519c <_dtoa_r+0x61c>)
 8004f28:	425e      	negs	r6, r3
 8004f2a:	4b9b      	ldr	r3, [pc, #620]	; (8005198 <_dtoa_r+0x618>)
 8004f2c:	f006 020f 	and.w	r2, r6, #15
 8004f30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	ec51 0b19 	vmov	r0, r1, d9
 8004f3c:	f7fb fb5c 	bl	80005f8 <__aeabi_dmul>
 8004f40:	1136      	asrs	r6, r6, #4
 8004f42:	4682      	mov	sl, r0
 8004f44:	468b      	mov	fp, r1
 8004f46:	2300      	movs	r3, #0
 8004f48:	2502      	movs	r5, #2
 8004f4a:	2e00      	cmp	r6, #0
 8004f4c:	d17a      	bne.n	8005044 <_dtoa_r+0x4c4>
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1d3      	bne.n	8004efa <_dtoa_r+0x37a>
 8004f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 8082 	beq.w	800505e <_dtoa_r+0x4de>
 8004f5a:	4b91      	ldr	r3, [pc, #580]	; (80051a0 <_dtoa_r+0x620>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	4650      	mov	r0, sl
 8004f60:	4659      	mov	r1, fp
 8004f62:	f7fb fdbb 	bl	8000adc <__aeabi_dcmplt>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d079      	beq.n	800505e <_dtoa_r+0x4de>
 8004f6a:	9b03      	ldr	r3, [sp, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d076      	beq.n	800505e <_dtoa_r+0x4de>
 8004f70:	9b02      	ldr	r3, [sp, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	dd36      	ble.n	8004fe4 <_dtoa_r+0x464>
 8004f76:	9b00      	ldr	r3, [sp, #0]
 8004f78:	4650      	mov	r0, sl
 8004f7a:	4659      	mov	r1, fp
 8004f7c:	1e5f      	subs	r7, r3, #1
 8004f7e:	2200      	movs	r2, #0
 8004f80:	4b88      	ldr	r3, [pc, #544]	; (80051a4 <_dtoa_r+0x624>)
 8004f82:	f7fb fb39 	bl	80005f8 <__aeabi_dmul>
 8004f86:	9e02      	ldr	r6, [sp, #8]
 8004f88:	4682      	mov	sl, r0
 8004f8a:	468b      	mov	fp, r1
 8004f8c:	3501      	adds	r5, #1
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f7fb fac8 	bl	8000524 <__aeabi_i2d>
 8004f94:	4652      	mov	r2, sl
 8004f96:	465b      	mov	r3, fp
 8004f98:	f7fb fb2e 	bl	80005f8 <__aeabi_dmul>
 8004f9c:	4b82      	ldr	r3, [pc, #520]	; (80051a8 <_dtoa_r+0x628>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f7fb f974 	bl	800028c <__adddf3>
 8004fa4:	46d0      	mov	r8, sl
 8004fa6:	46d9      	mov	r9, fp
 8004fa8:	4682      	mov	sl, r0
 8004faa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004fae:	2e00      	cmp	r6, #0
 8004fb0:	d158      	bne.n	8005064 <_dtoa_r+0x4e4>
 8004fb2:	4b7e      	ldr	r3, [pc, #504]	; (80051ac <_dtoa_r+0x62c>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	4640      	mov	r0, r8
 8004fb8:	4649      	mov	r1, r9
 8004fba:	f7fb f965 	bl	8000288 <__aeabi_dsub>
 8004fbe:	4652      	mov	r2, sl
 8004fc0:	465b      	mov	r3, fp
 8004fc2:	4680      	mov	r8, r0
 8004fc4:	4689      	mov	r9, r1
 8004fc6:	f7fb fda7 	bl	8000b18 <__aeabi_dcmpgt>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	f040 8295 	bne.w	80054fa <_dtoa_r+0x97a>
 8004fd0:	4652      	mov	r2, sl
 8004fd2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004fd6:	4640      	mov	r0, r8
 8004fd8:	4649      	mov	r1, r9
 8004fda:	f7fb fd7f 	bl	8000adc <__aeabi_dcmplt>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	f040 8289 	bne.w	80054f6 <_dtoa_r+0x976>
 8004fe4:	ec5b ab19 	vmov	sl, fp, d9
 8004fe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f2c0 8148 	blt.w	8005280 <_dtoa_r+0x700>
 8004ff0:	9a00      	ldr	r2, [sp, #0]
 8004ff2:	2a0e      	cmp	r2, #14
 8004ff4:	f300 8144 	bgt.w	8005280 <_dtoa_r+0x700>
 8004ff8:	4b67      	ldr	r3, [pc, #412]	; (8005198 <_dtoa_r+0x618>)
 8004ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ffe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005004:	2b00      	cmp	r3, #0
 8005006:	f280 80d5 	bge.w	80051b4 <_dtoa_r+0x634>
 800500a:	9b03      	ldr	r3, [sp, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	f300 80d1 	bgt.w	80051b4 <_dtoa_r+0x634>
 8005012:	f040 826f 	bne.w	80054f4 <_dtoa_r+0x974>
 8005016:	4b65      	ldr	r3, [pc, #404]	; (80051ac <_dtoa_r+0x62c>)
 8005018:	2200      	movs	r2, #0
 800501a:	4640      	mov	r0, r8
 800501c:	4649      	mov	r1, r9
 800501e:	f7fb faeb 	bl	80005f8 <__aeabi_dmul>
 8005022:	4652      	mov	r2, sl
 8005024:	465b      	mov	r3, fp
 8005026:	f7fb fd6d 	bl	8000b04 <__aeabi_dcmpge>
 800502a:	9e03      	ldr	r6, [sp, #12]
 800502c:	4637      	mov	r7, r6
 800502e:	2800      	cmp	r0, #0
 8005030:	f040 8245 	bne.w	80054be <_dtoa_r+0x93e>
 8005034:	9d01      	ldr	r5, [sp, #4]
 8005036:	2331      	movs	r3, #49	; 0x31
 8005038:	f805 3b01 	strb.w	r3, [r5], #1
 800503c:	9b00      	ldr	r3, [sp, #0]
 800503e:	3301      	adds	r3, #1
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	e240      	b.n	80054c6 <_dtoa_r+0x946>
 8005044:	07f2      	lsls	r2, r6, #31
 8005046:	d505      	bpl.n	8005054 <_dtoa_r+0x4d4>
 8005048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800504c:	f7fb fad4 	bl	80005f8 <__aeabi_dmul>
 8005050:	3501      	adds	r5, #1
 8005052:	2301      	movs	r3, #1
 8005054:	1076      	asrs	r6, r6, #1
 8005056:	3708      	adds	r7, #8
 8005058:	e777      	b.n	8004f4a <_dtoa_r+0x3ca>
 800505a:	2502      	movs	r5, #2
 800505c:	e779      	b.n	8004f52 <_dtoa_r+0x3d2>
 800505e:	9f00      	ldr	r7, [sp, #0]
 8005060:	9e03      	ldr	r6, [sp, #12]
 8005062:	e794      	b.n	8004f8e <_dtoa_r+0x40e>
 8005064:	9901      	ldr	r1, [sp, #4]
 8005066:	4b4c      	ldr	r3, [pc, #304]	; (8005198 <_dtoa_r+0x618>)
 8005068:	4431      	add	r1, r6
 800506a:	910d      	str	r1, [sp, #52]	; 0x34
 800506c:	9908      	ldr	r1, [sp, #32]
 800506e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005072:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005076:	2900      	cmp	r1, #0
 8005078:	d043      	beq.n	8005102 <_dtoa_r+0x582>
 800507a:	494d      	ldr	r1, [pc, #308]	; (80051b0 <_dtoa_r+0x630>)
 800507c:	2000      	movs	r0, #0
 800507e:	f7fb fbe5 	bl	800084c <__aeabi_ddiv>
 8005082:	4652      	mov	r2, sl
 8005084:	465b      	mov	r3, fp
 8005086:	f7fb f8ff 	bl	8000288 <__aeabi_dsub>
 800508a:	9d01      	ldr	r5, [sp, #4]
 800508c:	4682      	mov	sl, r0
 800508e:	468b      	mov	fp, r1
 8005090:	4649      	mov	r1, r9
 8005092:	4640      	mov	r0, r8
 8005094:	f7fb fd60 	bl	8000b58 <__aeabi_d2iz>
 8005098:	4606      	mov	r6, r0
 800509a:	f7fb fa43 	bl	8000524 <__aeabi_i2d>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4640      	mov	r0, r8
 80050a4:	4649      	mov	r1, r9
 80050a6:	f7fb f8ef 	bl	8000288 <__aeabi_dsub>
 80050aa:	3630      	adds	r6, #48	; 0x30
 80050ac:	f805 6b01 	strb.w	r6, [r5], #1
 80050b0:	4652      	mov	r2, sl
 80050b2:	465b      	mov	r3, fp
 80050b4:	4680      	mov	r8, r0
 80050b6:	4689      	mov	r9, r1
 80050b8:	f7fb fd10 	bl	8000adc <__aeabi_dcmplt>
 80050bc:	2800      	cmp	r0, #0
 80050be:	d163      	bne.n	8005188 <_dtoa_r+0x608>
 80050c0:	4642      	mov	r2, r8
 80050c2:	464b      	mov	r3, r9
 80050c4:	4936      	ldr	r1, [pc, #216]	; (80051a0 <_dtoa_r+0x620>)
 80050c6:	2000      	movs	r0, #0
 80050c8:	f7fb f8de 	bl	8000288 <__aeabi_dsub>
 80050cc:	4652      	mov	r2, sl
 80050ce:	465b      	mov	r3, fp
 80050d0:	f7fb fd04 	bl	8000adc <__aeabi_dcmplt>
 80050d4:	2800      	cmp	r0, #0
 80050d6:	f040 80b5 	bne.w	8005244 <_dtoa_r+0x6c4>
 80050da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050dc:	429d      	cmp	r5, r3
 80050de:	d081      	beq.n	8004fe4 <_dtoa_r+0x464>
 80050e0:	4b30      	ldr	r3, [pc, #192]	; (80051a4 <_dtoa_r+0x624>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	4650      	mov	r0, sl
 80050e6:	4659      	mov	r1, fp
 80050e8:	f7fb fa86 	bl	80005f8 <__aeabi_dmul>
 80050ec:	4b2d      	ldr	r3, [pc, #180]	; (80051a4 <_dtoa_r+0x624>)
 80050ee:	4682      	mov	sl, r0
 80050f0:	468b      	mov	fp, r1
 80050f2:	4640      	mov	r0, r8
 80050f4:	4649      	mov	r1, r9
 80050f6:	2200      	movs	r2, #0
 80050f8:	f7fb fa7e 	bl	80005f8 <__aeabi_dmul>
 80050fc:	4680      	mov	r8, r0
 80050fe:	4689      	mov	r9, r1
 8005100:	e7c6      	b.n	8005090 <_dtoa_r+0x510>
 8005102:	4650      	mov	r0, sl
 8005104:	4659      	mov	r1, fp
 8005106:	f7fb fa77 	bl	80005f8 <__aeabi_dmul>
 800510a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800510c:	9d01      	ldr	r5, [sp, #4]
 800510e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005110:	4682      	mov	sl, r0
 8005112:	468b      	mov	fp, r1
 8005114:	4649      	mov	r1, r9
 8005116:	4640      	mov	r0, r8
 8005118:	f7fb fd1e 	bl	8000b58 <__aeabi_d2iz>
 800511c:	4606      	mov	r6, r0
 800511e:	f7fb fa01 	bl	8000524 <__aeabi_i2d>
 8005122:	3630      	adds	r6, #48	; 0x30
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	4640      	mov	r0, r8
 800512a:	4649      	mov	r1, r9
 800512c:	f7fb f8ac 	bl	8000288 <__aeabi_dsub>
 8005130:	f805 6b01 	strb.w	r6, [r5], #1
 8005134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005136:	429d      	cmp	r5, r3
 8005138:	4680      	mov	r8, r0
 800513a:	4689      	mov	r9, r1
 800513c:	f04f 0200 	mov.w	r2, #0
 8005140:	d124      	bne.n	800518c <_dtoa_r+0x60c>
 8005142:	4b1b      	ldr	r3, [pc, #108]	; (80051b0 <_dtoa_r+0x630>)
 8005144:	4650      	mov	r0, sl
 8005146:	4659      	mov	r1, fp
 8005148:	f7fb f8a0 	bl	800028c <__adddf3>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4640      	mov	r0, r8
 8005152:	4649      	mov	r1, r9
 8005154:	f7fb fce0 	bl	8000b18 <__aeabi_dcmpgt>
 8005158:	2800      	cmp	r0, #0
 800515a:	d173      	bne.n	8005244 <_dtoa_r+0x6c4>
 800515c:	4652      	mov	r2, sl
 800515e:	465b      	mov	r3, fp
 8005160:	4913      	ldr	r1, [pc, #76]	; (80051b0 <_dtoa_r+0x630>)
 8005162:	2000      	movs	r0, #0
 8005164:	f7fb f890 	bl	8000288 <__aeabi_dsub>
 8005168:	4602      	mov	r2, r0
 800516a:	460b      	mov	r3, r1
 800516c:	4640      	mov	r0, r8
 800516e:	4649      	mov	r1, r9
 8005170:	f7fb fcb4 	bl	8000adc <__aeabi_dcmplt>
 8005174:	2800      	cmp	r0, #0
 8005176:	f43f af35 	beq.w	8004fe4 <_dtoa_r+0x464>
 800517a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800517c:	1e6b      	subs	r3, r5, #1
 800517e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005180:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005184:	2b30      	cmp	r3, #48	; 0x30
 8005186:	d0f8      	beq.n	800517a <_dtoa_r+0x5fa>
 8005188:	9700      	str	r7, [sp, #0]
 800518a:	e049      	b.n	8005220 <_dtoa_r+0x6a0>
 800518c:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <_dtoa_r+0x624>)
 800518e:	f7fb fa33 	bl	80005f8 <__aeabi_dmul>
 8005192:	4680      	mov	r8, r0
 8005194:	4689      	mov	r9, r1
 8005196:	e7bd      	b.n	8005114 <_dtoa_r+0x594>
 8005198:	08008758 	.word	0x08008758
 800519c:	08008730 	.word	0x08008730
 80051a0:	3ff00000 	.word	0x3ff00000
 80051a4:	40240000 	.word	0x40240000
 80051a8:	401c0000 	.word	0x401c0000
 80051ac:	40140000 	.word	0x40140000
 80051b0:	3fe00000 	.word	0x3fe00000
 80051b4:	9d01      	ldr	r5, [sp, #4]
 80051b6:	4656      	mov	r6, sl
 80051b8:	465f      	mov	r7, fp
 80051ba:	4642      	mov	r2, r8
 80051bc:	464b      	mov	r3, r9
 80051be:	4630      	mov	r0, r6
 80051c0:	4639      	mov	r1, r7
 80051c2:	f7fb fb43 	bl	800084c <__aeabi_ddiv>
 80051c6:	f7fb fcc7 	bl	8000b58 <__aeabi_d2iz>
 80051ca:	4682      	mov	sl, r0
 80051cc:	f7fb f9aa 	bl	8000524 <__aeabi_i2d>
 80051d0:	4642      	mov	r2, r8
 80051d2:	464b      	mov	r3, r9
 80051d4:	f7fb fa10 	bl	80005f8 <__aeabi_dmul>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4630      	mov	r0, r6
 80051de:	4639      	mov	r1, r7
 80051e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80051e4:	f7fb f850 	bl	8000288 <__aeabi_dsub>
 80051e8:	f805 6b01 	strb.w	r6, [r5], #1
 80051ec:	9e01      	ldr	r6, [sp, #4]
 80051ee:	9f03      	ldr	r7, [sp, #12]
 80051f0:	1bae      	subs	r6, r5, r6
 80051f2:	42b7      	cmp	r7, r6
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	d135      	bne.n	8005266 <_dtoa_r+0x6e6>
 80051fa:	f7fb f847 	bl	800028c <__adddf3>
 80051fe:	4642      	mov	r2, r8
 8005200:	464b      	mov	r3, r9
 8005202:	4606      	mov	r6, r0
 8005204:	460f      	mov	r7, r1
 8005206:	f7fb fc87 	bl	8000b18 <__aeabi_dcmpgt>
 800520a:	b9d0      	cbnz	r0, 8005242 <_dtoa_r+0x6c2>
 800520c:	4642      	mov	r2, r8
 800520e:	464b      	mov	r3, r9
 8005210:	4630      	mov	r0, r6
 8005212:	4639      	mov	r1, r7
 8005214:	f7fb fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8005218:	b110      	cbz	r0, 8005220 <_dtoa_r+0x6a0>
 800521a:	f01a 0f01 	tst.w	sl, #1
 800521e:	d110      	bne.n	8005242 <_dtoa_r+0x6c2>
 8005220:	4620      	mov	r0, r4
 8005222:	ee18 1a10 	vmov	r1, s16
 8005226:	f001 f8c3 	bl	80063b0 <_Bfree>
 800522a:	2300      	movs	r3, #0
 800522c:	9800      	ldr	r0, [sp, #0]
 800522e:	702b      	strb	r3, [r5, #0]
 8005230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005232:	3001      	adds	r0, #1
 8005234:	6018      	str	r0, [r3, #0]
 8005236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005238:	2b00      	cmp	r3, #0
 800523a:	f43f acf1 	beq.w	8004c20 <_dtoa_r+0xa0>
 800523e:	601d      	str	r5, [r3, #0]
 8005240:	e4ee      	b.n	8004c20 <_dtoa_r+0xa0>
 8005242:	9f00      	ldr	r7, [sp, #0]
 8005244:	462b      	mov	r3, r5
 8005246:	461d      	mov	r5, r3
 8005248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800524c:	2a39      	cmp	r2, #57	; 0x39
 800524e:	d106      	bne.n	800525e <_dtoa_r+0x6de>
 8005250:	9a01      	ldr	r2, [sp, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d1f7      	bne.n	8005246 <_dtoa_r+0x6c6>
 8005256:	9901      	ldr	r1, [sp, #4]
 8005258:	2230      	movs	r2, #48	; 0x30
 800525a:	3701      	adds	r7, #1
 800525c:	700a      	strb	r2, [r1, #0]
 800525e:	781a      	ldrb	r2, [r3, #0]
 8005260:	3201      	adds	r2, #1
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	e790      	b.n	8005188 <_dtoa_r+0x608>
 8005266:	4ba6      	ldr	r3, [pc, #664]	; (8005500 <_dtoa_r+0x980>)
 8005268:	2200      	movs	r2, #0
 800526a:	f7fb f9c5 	bl	80005f8 <__aeabi_dmul>
 800526e:	2200      	movs	r2, #0
 8005270:	2300      	movs	r3, #0
 8005272:	4606      	mov	r6, r0
 8005274:	460f      	mov	r7, r1
 8005276:	f7fb fc27 	bl	8000ac8 <__aeabi_dcmpeq>
 800527a:	2800      	cmp	r0, #0
 800527c:	d09d      	beq.n	80051ba <_dtoa_r+0x63a>
 800527e:	e7cf      	b.n	8005220 <_dtoa_r+0x6a0>
 8005280:	9a08      	ldr	r2, [sp, #32]
 8005282:	2a00      	cmp	r2, #0
 8005284:	f000 80d7 	beq.w	8005436 <_dtoa_r+0x8b6>
 8005288:	9a06      	ldr	r2, [sp, #24]
 800528a:	2a01      	cmp	r2, #1
 800528c:	f300 80ba 	bgt.w	8005404 <_dtoa_r+0x884>
 8005290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005292:	2a00      	cmp	r2, #0
 8005294:	f000 80b2 	beq.w	80053fc <_dtoa_r+0x87c>
 8005298:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800529c:	9e07      	ldr	r6, [sp, #28]
 800529e:	9d04      	ldr	r5, [sp, #16]
 80052a0:	9a04      	ldr	r2, [sp, #16]
 80052a2:	441a      	add	r2, r3
 80052a4:	9204      	str	r2, [sp, #16]
 80052a6:	9a05      	ldr	r2, [sp, #20]
 80052a8:	2101      	movs	r1, #1
 80052aa:	441a      	add	r2, r3
 80052ac:	4620      	mov	r0, r4
 80052ae:	9205      	str	r2, [sp, #20]
 80052b0:	f001 f980 	bl	80065b4 <__i2b>
 80052b4:	4607      	mov	r7, r0
 80052b6:	2d00      	cmp	r5, #0
 80052b8:	dd0c      	ble.n	80052d4 <_dtoa_r+0x754>
 80052ba:	9b05      	ldr	r3, [sp, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	dd09      	ble.n	80052d4 <_dtoa_r+0x754>
 80052c0:	42ab      	cmp	r3, r5
 80052c2:	9a04      	ldr	r2, [sp, #16]
 80052c4:	bfa8      	it	ge
 80052c6:	462b      	movge	r3, r5
 80052c8:	1ad2      	subs	r2, r2, r3
 80052ca:	9204      	str	r2, [sp, #16]
 80052cc:	9a05      	ldr	r2, [sp, #20]
 80052ce:	1aed      	subs	r5, r5, r3
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	9305      	str	r3, [sp, #20]
 80052d4:	9b07      	ldr	r3, [sp, #28]
 80052d6:	b31b      	cbz	r3, 8005320 <_dtoa_r+0x7a0>
 80052d8:	9b08      	ldr	r3, [sp, #32]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 80af 	beq.w	800543e <_dtoa_r+0x8be>
 80052e0:	2e00      	cmp	r6, #0
 80052e2:	dd13      	ble.n	800530c <_dtoa_r+0x78c>
 80052e4:	4639      	mov	r1, r7
 80052e6:	4632      	mov	r2, r6
 80052e8:	4620      	mov	r0, r4
 80052ea:	f001 fa23 	bl	8006734 <__pow5mult>
 80052ee:	ee18 2a10 	vmov	r2, s16
 80052f2:	4601      	mov	r1, r0
 80052f4:	4607      	mov	r7, r0
 80052f6:	4620      	mov	r0, r4
 80052f8:	f001 f972 	bl	80065e0 <__multiply>
 80052fc:	ee18 1a10 	vmov	r1, s16
 8005300:	4680      	mov	r8, r0
 8005302:	4620      	mov	r0, r4
 8005304:	f001 f854 	bl	80063b0 <_Bfree>
 8005308:	ee08 8a10 	vmov	s16, r8
 800530c:	9b07      	ldr	r3, [sp, #28]
 800530e:	1b9a      	subs	r2, r3, r6
 8005310:	d006      	beq.n	8005320 <_dtoa_r+0x7a0>
 8005312:	ee18 1a10 	vmov	r1, s16
 8005316:	4620      	mov	r0, r4
 8005318:	f001 fa0c 	bl	8006734 <__pow5mult>
 800531c:	ee08 0a10 	vmov	s16, r0
 8005320:	2101      	movs	r1, #1
 8005322:	4620      	mov	r0, r4
 8005324:	f001 f946 	bl	80065b4 <__i2b>
 8005328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800532a:	2b00      	cmp	r3, #0
 800532c:	4606      	mov	r6, r0
 800532e:	f340 8088 	ble.w	8005442 <_dtoa_r+0x8c2>
 8005332:	461a      	mov	r2, r3
 8005334:	4601      	mov	r1, r0
 8005336:	4620      	mov	r0, r4
 8005338:	f001 f9fc 	bl	8006734 <__pow5mult>
 800533c:	9b06      	ldr	r3, [sp, #24]
 800533e:	2b01      	cmp	r3, #1
 8005340:	4606      	mov	r6, r0
 8005342:	f340 8081 	ble.w	8005448 <_dtoa_r+0x8c8>
 8005346:	f04f 0800 	mov.w	r8, #0
 800534a:	6933      	ldr	r3, [r6, #16]
 800534c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005350:	6918      	ldr	r0, [r3, #16]
 8005352:	f001 f8df 	bl	8006514 <__hi0bits>
 8005356:	f1c0 0020 	rsb	r0, r0, #32
 800535a:	9b05      	ldr	r3, [sp, #20]
 800535c:	4418      	add	r0, r3
 800535e:	f010 001f 	ands.w	r0, r0, #31
 8005362:	f000 8092 	beq.w	800548a <_dtoa_r+0x90a>
 8005366:	f1c0 0320 	rsb	r3, r0, #32
 800536a:	2b04      	cmp	r3, #4
 800536c:	f340 808a 	ble.w	8005484 <_dtoa_r+0x904>
 8005370:	f1c0 001c 	rsb	r0, r0, #28
 8005374:	9b04      	ldr	r3, [sp, #16]
 8005376:	4403      	add	r3, r0
 8005378:	9304      	str	r3, [sp, #16]
 800537a:	9b05      	ldr	r3, [sp, #20]
 800537c:	4403      	add	r3, r0
 800537e:	4405      	add	r5, r0
 8005380:	9305      	str	r3, [sp, #20]
 8005382:	9b04      	ldr	r3, [sp, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	dd07      	ble.n	8005398 <_dtoa_r+0x818>
 8005388:	ee18 1a10 	vmov	r1, s16
 800538c:	461a      	mov	r2, r3
 800538e:	4620      	mov	r0, r4
 8005390:	f001 fa2a 	bl	80067e8 <__lshift>
 8005394:	ee08 0a10 	vmov	s16, r0
 8005398:	9b05      	ldr	r3, [sp, #20]
 800539a:	2b00      	cmp	r3, #0
 800539c:	dd05      	ble.n	80053aa <_dtoa_r+0x82a>
 800539e:	4631      	mov	r1, r6
 80053a0:	461a      	mov	r2, r3
 80053a2:	4620      	mov	r0, r4
 80053a4:	f001 fa20 	bl	80067e8 <__lshift>
 80053a8:	4606      	mov	r6, r0
 80053aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d06e      	beq.n	800548e <_dtoa_r+0x90e>
 80053b0:	ee18 0a10 	vmov	r0, s16
 80053b4:	4631      	mov	r1, r6
 80053b6:	f001 fa87 	bl	80068c8 <__mcmp>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	da67      	bge.n	800548e <_dtoa_r+0x90e>
 80053be:	9b00      	ldr	r3, [sp, #0]
 80053c0:	3b01      	subs	r3, #1
 80053c2:	ee18 1a10 	vmov	r1, s16
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	220a      	movs	r2, #10
 80053ca:	2300      	movs	r3, #0
 80053cc:	4620      	mov	r0, r4
 80053ce:	f001 f811 	bl	80063f4 <__multadd>
 80053d2:	9b08      	ldr	r3, [sp, #32]
 80053d4:	ee08 0a10 	vmov	s16, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 81b1 	beq.w	8005740 <_dtoa_r+0xbc0>
 80053de:	2300      	movs	r3, #0
 80053e0:	4639      	mov	r1, r7
 80053e2:	220a      	movs	r2, #10
 80053e4:	4620      	mov	r0, r4
 80053e6:	f001 f805 	bl	80063f4 <__multadd>
 80053ea:	9b02      	ldr	r3, [sp, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	4607      	mov	r7, r0
 80053f0:	f300 808e 	bgt.w	8005510 <_dtoa_r+0x990>
 80053f4:	9b06      	ldr	r3, [sp, #24]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	dc51      	bgt.n	800549e <_dtoa_r+0x91e>
 80053fa:	e089      	b.n	8005510 <_dtoa_r+0x990>
 80053fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005402:	e74b      	b.n	800529c <_dtoa_r+0x71c>
 8005404:	9b03      	ldr	r3, [sp, #12]
 8005406:	1e5e      	subs	r6, r3, #1
 8005408:	9b07      	ldr	r3, [sp, #28]
 800540a:	42b3      	cmp	r3, r6
 800540c:	bfbf      	itttt	lt
 800540e:	9b07      	ldrlt	r3, [sp, #28]
 8005410:	9607      	strlt	r6, [sp, #28]
 8005412:	1af2      	sublt	r2, r6, r3
 8005414:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005416:	bfb6      	itet	lt
 8005418:	189b      	addlt	r3, r3, r2
 800541a:	1b9e      	subge	r6, r3, r6
 800541c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	bfb8      	it	lt
 8005422:	2600      	movlt	r6, #0
 8005424:	2b00      	cmp	r3, #0
 8005426:	bfb7      	itett	lt
 8005428:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800542c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005430:	1a9d      	sublt	r5, r3, r2
 8005432:	2300      	movlt	r3, #0
 8005434:	e734      	b.n	80052a0 <_dtoa_r+0x720>
 8005436:	9e07      	ldr	r6, [sp, #28]
 8005438:	9d04      	ldr	r5, [sp, #16]
 800543a:	9f08      	ldr	r7, [sp, #32]
 800543c:	e73b      	b.n	80052b6 <_dtoa_r+0x736>
 800543e:	9a07      	ldr	r2, [sp, #28]
 8005440:	e767      	b.n	8005312 <_dtoa_r+0x792>
 8005442:	9b06      	ldr	r3, [sp, #24]
 8005444:	2b01      	cmp	r3, #1
 8005446:	dc18      	bgt.n	800547a <_dtoa_r+0x8fa>
 8005448:	f1ba 0f00 	cmp.w	sl, #0
 800544c:	d115      	bne.n	800547a <_dtoa_r+0x8fa>
 800544e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005452:	b993      	cbnz	r3, 800547a <_dtoa_r+0x8fa>
 8005454:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005458:	0d1b      	lsrs	r3, r3, #20
 800545a:	051b      	lsls	r3, r3, #20
 800545c:	b183      	cbz	r3, 8005480 <_dtoa_r+0x900>
 800545e:	9b04      	ldr	r3, [sp, #16]
 8005460:	3301      	adds	r3, #1
 8005462:	9304      	str	r3, [sp, #16]
 8005464:	9b05      	ldr	r3, [sp, #20]
 8005466:	3301      	adds	r3, #1
 8005468:	9305      	str	r3, [sp, #20]
 800546a:	f04f 0801 	mov.w	r8, #1
 800546e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	f47f af6a 	bne.w	800534a <_dtoa_r+0x7ca>
 8005476:	2001      	movs	r0, #1
 8005478:	e76f      	b.n	800535a <_dtoa_r+0x7da>
 800547a:	f04f 0800 	mov.w	r8, #0
 800547e:	e7f6      	b.n	800546e <_dtoa_r+0x8ee>
 8005480:	4698      	mov	r8, r3
 8005482:	e7f4      	b.n	800546e <_dtoa_r+0x8ee>
 8005484:	f43f af7d 	beq.w	8005382 <_dtoa_r+0x802>
 8005488:	4618      	mov	r0, r3
 800548a:	301c      	adds	r0, #28
 800548c:	e772      	b.n	8005374 <_dtoa_r+0x7f4>
 800548e:	9b03      	ldr	r3, [sp, #12]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dc37      	bgt.n	8005504 <_dtoa_r+0x984>
 8005494:	9b06      	ldr	r3, [sp, #24]
 8005496:	2b02      	cmp	r3, #2
 8005498:	dd34      	ble.n	8005504 <_dtoa_r+0x984>
 800549a:	9b03      	ldr	r3, [sp, #12]
 800549c:	9302      	str	r3, [sp, #8]
 800549e:	9b02      	ldr	r3, [sp, #8]
 80054a0:	b96b      	cbnz	r3, 80054be <_dtoa_r+0x93e>
 80054a2:	4631      	mov	r1, r6
 80054a4:	2205      	movs	r2, #5
 80054a6:	4620      	mov	r0, r4
 80054a8:	f000 ffa4 	bl	80063f4 <__multadd>
 80054ac:	4601      	mov	r1, r0
 80054ae:	4606      	mov	r6, r0
 80054b0:	ee18 0a10 	vmov	r0, s16
 80054b4:	f001 fa08 	bl	80068c8 <__mcmp>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	f73f adbb 	bgt.w	8005034 <_dtoa_r+0x4b4>
 80054be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c0:	9d01      	ldr	r5, [sp, #4]
 80054c2:	43db      	mvns	r3, r3
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	f04f 0800 	mov.w	r8, #0
 80054ca:	4631      	mov	r1, r6
 80054cc:	4620      	mov	r0, r4
 80054ce:	f000 ff6f 	bl	80063b0 <_Bfree>
 80054d2:	2f00      	cmp	r7, #0
 80054d4:	f43f aea4 	beq.w	8005220 <_dtoa_r+0x6a0>
 80054d8:	f1b8 0f00 	cmp.w	r8, #0
 80054dc:	d005      	beq.n	80054ea <_dtoa_r+0x96a>
 80054de:	45b8      	cmp	r8, r7
 80054e0:	d003      	beq.n	80054ea <_dtoa_r+0x96a>
 80054e2:	4641      	mov	r1, r8
 80054e4:	4620      	mov	r0, r4
 80054e6:	f000 ff63 	bl	80063b0 <_Bfree>
 80054ea:	4639      	mov	r1, r7
 80054ec:	4620      	mov	r0, r4
 80054ee:	f000 ff5f 	bl	80063b0 <_Bfree>
 80054f2:	e695      	b.n	8005220 <_dtoa_r+0x6a0>
 80054f4:	2600      	movs	r6, #0
 80054f6:	4637      	mov	r7, r6
 80054f8:	e7e1      	b.n	80054be <_dtoa_r+0x93e>
 80054fa:	9700      	str	r7, [sp, #0]
 80054fc:	4637      	mov	r7, r6
 80054fe:	e599      	b.n	8005034 <_dtoa_r+0x4b4>
 8005500:	40240000 	.word	0x40240000
 8005504:	9b08      	ldr	r3, [sp, #32]
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 80ca 	beq.w	80056a0 <_dtoa_r+0xb20>
 800550c:	9b03      	ldr	r3, [sp, #12]
 800550e:	9302      	str	r3, [sp, #8]
 8005510:	2d00      	cmp	r5, #0
 8005512:	dd05      	ble.n	8005520 <_dtoa_r+0x9a0>
 8005514:	4639      	mov	r1, r7
 8005516:	462a      	mov	r2, r5
 8005518:	4620      	mov	r0, r4
 800551a:	f001 f965 	bl	80067e8 <__lshift>
 800551e:	4607      	mov	r7, r0
 8005520:	f1b8 0f00 	cmp.w	r8, #0
 8005524:	d05b      	beq.n	80055de <_dtoa_r+0xa5e>
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	4620      	mov	r0, r4
 800552a:	f000 ff01 	bl	8006330 <_Balloc>
 800552e:	4605      	mov	r5, r0
 8005530:	b928      	cbnz	r0, 800553e <_dtoa_r+0x9be>
 8005532:	4b87      	ldr	r3, [pc, #540]	; (8005750 <_dtoa_r+0xbd0>)
 8005534:	4602      	mov	r2, r0
 8005536:	f240 21ea 	movw	r1, #746	; 0x2ea
 800553a:	f7ff bb3b 	b.w	8004bb4 <_dtoa_r+0x34>
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	3202      	adds	r2, #2
 8005542:	0092      	lsls	r2, r2, #2
 8005544:	f107 010c 	add.w	r1, r7, #12
 8005548:	300c      	adds	r0, #12
 800554a:	f000 fee3 	bl	8006314 <memcpy>
 800554e:	2201      	movs	r2, #1
 8005550:	4629      	mov	r1, r5
 8005552:	4620      	mov	r0, r4
 8005554:	f001 f948 	bl	80067e8 <__lshift>
 8005558:	9b01      	ldr	r3, [sp, #4]
 800555a:	f103 0901 	add.w	r9, r3, #1
 800555e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005562:	4413      	add	r3, r2
 8005564:	9305      	str	r3, [sp, #20]
 8005566:	f00a 0301 	and.w	r3, sl, #1
 800556a:	46b8      	mov	r8, r7
 800556c:	9304      	str	r3, [sp, #16]
 800556e:	4607      	mov	r7, r0
 8005570:	4631      	mov	r1, r6
 8005572:	ee18 0a10 	vmov	r0, s16
 8005576:	f7ff fa77 	bl	8004a68 <quorem>
 800557a:	4641      	mov	r1, r8
 800557c:	9002      	str	r0, [sp, #8]
 800557e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005582:	ee18 0a10 	vmov	r0, s16
 8005586:	f001 f99f 	bl	80068c8 <__mcmp>
 800558a:	463a      	mov	r2, r7
 800558c:	9003      	str	r0, [sp, #12]
 800558e:	4631      	mov	r1, r6
 8005590:	4620      	mov	r0, r4
 8005592:	f001 f9b5 	bl	8006900 <__mdiff>
 8005596:	68c2      	ldr	r2, [r0, #12]
 8005598:	f109 3bff 	add.w	fp, r9, #4294967295
 800559c:	4605      	mov	r5, r0
 800559e:	bb02      	cbnz	r2, 80055e2 <_dtoa_r+0xa62>
 80055a0:	4601      	mov	r1, r0
 80055a2:	ee18 0a10 	vmov	r0, s16
 80055a6:	f001 f98f 	bl	80068c8 <__mcmp>
 80055aa:	4602      	mov	r2, r0
 80055ac:	4629      	mov	r1, r5
 80055ae:	4620      	mov	r0, r4
 80055b0:	9207      	str	r2, [sp, #28]
 80055b2:	f000 fefd 	bl	80063b0 <_Bfree>
 80055b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80055ba:	ea43 0102 	orr.w	r1, r3, r2
 80055be:	9b04      	ldr	r3, [sp, #16]
 80055c0:	430b      	orrs	r3, r1
 80055c2:	464d      	mov	r5, r9
 80055c4:	d10f      	bne.n	80055e6 <_dtoa_r+0xa66>
 80055c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80055ca:	d02a      	beq.n	8005622 <_dtoa_r+0xaa2>
 80055cc:	9b03      	ldr	r3, [sp, #12]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	dd02      	ble.n	80055d8 <_dtoa_r+0xa58>
 80055d2:	9b02      	ldr	r3, [sp, #8]
 80055d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80055d8:	f88b a000 	strb.w	sl, [fp]
 80055dc:	e775      	b.n	80054ca <_dtoa_r+0x94a>
 80055de:	4638      	mov	r0, r7
 80055e0:	e7ba      	b.n	8005558 <_dtoa_r+0x9d8>
 80055e2:	2201      	movs	r2, #1
 80055e4:	e7e2      	b.n	80055ac <_dtoa_r+0xa2c>
 80055e6:	9b03      	ldr	r3, [sp, #12]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	db04      	blt.n	80055f6 <_dtoa_r+0xa76>
 80055ec:	9906      	ldr	r1, [sp, #24]
 80055ee:	430b      	orrs	r3, r1
 80055f0:	9904      	ldr	r1, [sp, #16]
 80055f2:	430b      	orrs	r3, r1
 80055f4:	d122      	bne.n	800563c <_dtoa_r+0xabc>
 80055f6:	2a00      	cmp	r2, #0
 80055f8:	ddee      	ble.n	80055d8 <_dtoa_r+0xa58>
 80055fa:	ee18 1a10 	vmov	r1, s16
 80055fe:	2201      	movs	r2, #1
 8005600:	4620      	mov	r0, r4
 8005602:	f001 f8f1 	bl	80067e8 <__lshift>
 8005606:	4631      	mov	r1, r6
 8005608:	ee08 0a10 	vmov	s16, r0
 800560c:	f001 f95c 	bl	80068c8 <__mcmp>
 8005610:	2800      	cmp	r0, #0
 8005612:	dc03      	bgt.n	800561c <_dtoa_r+0xa9c>
 8005614:	d1e0      	bne.n	80055d8 <_dtoa_r+0xa58>
 8005616:	f01a 0f01 	tst.w	sl, #1
 800561a:	d0dd      	beq.n	80055d8 <_dtoa_r+0xa58>
 800561c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005620:	d1d7      	bne.n	80055d2 <_dtoa_r+0xa52>
 8005622:	2339      	movs	r3, #57	; 0x39
 8005624:	f88b 3000 	strb.w	r3, [fp]
 8005628:	462b      	mov	r3, r5
 800562a:	461d      	mov	r5, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005632:	2a39      	cmp	r2, #57	; 0x39
 8005634:	d071      	beq.n	800571a <_dtoa_r+0xb9a>
 8005636:	3201      	adds	r2, #1
 8005638:	701a      	strb	r2, [r3, #0]
 800563a:	e746      	b.n	80054ca <_dtoa_r+0x94a>
 800563c:	2a00      	cmp	r2, #0
 800563e:	dd07      	ble.n	8005650 <_dtoa_r+0xad0>
 8005640:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005644:	d0ed      	beq.n	8005622 <_dtoa_r+0xaa2>
 8005646:	f10a 0301 	add.w	r3, sl, #1
 800564a:	f88b 3000 	strb.w	r3, [fp]
 800564e:	e73c      	b.n	80054ca <_dtoa_r+0x94a>
 8005650:	9b05      	ldr	r3, [sp, #20]
 8005652:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005656:	4599      	cmp	r9, r3
 8005658:	d047      	beq.n	80056ea <_dtoa_r+0xb6a>
 800565a:	ee18 1a10 	vmov	r1, s16
 800565e:	2300      	movs	r3, #0
 8005660:	220a      	movs	r2, #10
 8005662:	4620      	mov	r0, r4
 8005664:	f000 fec6 	bl	80063f4 <__multadd>
 8005668:	45b8      	cmp	r8, r7
 800566a:	ee08 0a10 	vmov	s16, r0
 800566e:	f04f 0300 	mov.w	r3, #0
 8005672:	f04f 020a 	mov.w	r2, #10
 8005676:	4641      	mov	r1, r8
 8005678:	4620      	mov	r0, r4
 800567a:	d106      	bne.n	800568a <_dtoa_r+0xb0a>
 800567c:	f000 feba 	bl	80063f4 <__multadd>
 8005680:	4680      	mov	r8, r0
 8005682:	4607      	mov	r7, r0
 8005684:	f109 0901 	add.w	r9, r9, #1
 8005688:	e772      	b.n	8005570 <_dtoa_r+0x9f0>
 800568a:	f000 feb3 	bl	80063f4 <__multadd>
 800568e:	4639      	mov	r1, r7
 8005690:	4680      	mov	r8, r0
 8005692:	2300      	movs	r3, #0
 8005694:	220a      	movs	r2, #10
 8005696:	4620      	mov	r0, r4
 8005698:	f000 feac 	bl	80063f4 <__multadd>
 800569c:	4607      	mov	r7, r0
 800569e:	e7f1      	b.n	8005684 <_dtoa_r+0xb04>
 80056a0:	9b03      	ldr	r3, [sp, #12]
 80056a2:	9302      	str	r3, [sp, #8]
 80056a4:	9d01      	ldr	r5, [sp, #4]
 80056a6:	ee18 0a10 	vmov	r0, s16
 80056aa:	4631      	mov	r1, r6
 80056ac:	f7ff f9dc 	bl	8004a68 <quorem>
 80056b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80056b4:	9b01      	ldr	r3, [sp, #4]
 80056b6:	f805 ab01 	strb.w	sl, [r5], #1
 80056ba:	1aea      	subs	r2, r5, r3
 80056bc:	9b02      	ldr	r3, [sp, #8]
 80056be:	4293      	cmp	r3, r2
 80056c0:	dd09      	ble.n	80056d6 <_dtoa_r+0xb56>
 80056c2:	ee18 1a10 	vmov	r1, s16
 80056c6:	2300      	movs	r3, #0
 80056c8:	220a      	movs	r2, #10
 80056ca:	4620      	mov	r0, r4
 80056cc:	f000 fe92 	bl	80063f4 <__multadd>
 80056d0:	ee08 0a10 	vmov	s16, r0
 80056d4:	e7e7      	b.n	80056a6 <_dtoa_r+0xb26>
 80056d6:	9b02      	ldr	r3, [sp, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	bfc8      	it	gt
 80056dc:	461d      	movgt	r5, r3
 80056de:	9b01      	ldr	r3, [sp, #4]
 80056e0:	bfd8      	it	le
 80056e2:	2501      	movle	r5, #1
 80056e4:	441d      	add	r5, r3
 80056e6:	f04f 0800 	mov.w	r8, #0
 80056ea:	ee18 1a10 	vmov	r1, s16
 80056ee:	2201      	movs	r2, #1
 80056f0:	4620      	mov	r0, r4
 80056f2:	f001 f879 	bl	80067e8 <__lshift>
 80056f6:	4631      	mov	r1, r6
 80056f8:	ee08 0a10 	vmov	s16, r0
 80056fc:	f001 f8e4 	bl	80068c8 <__mcmp>
 8005700:	2800      	cmp	r0, #0
 8005702:	dc91      	bgt.n	8005628 <_dtoa_r+0xaa8>
 8005704:	d102      	bne.n	800570c <_dtoa_r+0xb8c>
 8005706:	f01a 0f01 	tst.w	sl, #1
 800570a:	d18d      	bne.n	8005628 <_dtoa_r+0xaa8>
 800570c:	462b      	mov	r3, r5
 800570e:	461d      	mov	r5, r3
 8005710:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005714:	2a30      	cmp	r2, #48	; 0x30
 8005716:	d0fa      	beq.n	800570e <_dtoa_r+0xb8e>
 8005718:	e6d7      	b.n	80054ca <_dtoa_r+0x94a>
 800571a:	9a01      	ldr	r2, [sp, #4]
 800571c:	429a      	cmp	r2, r3
 800571e:	d184      	bne.n	800562a <_dtoa_r+0xaaa>
 8005720:	9b00      	ldr	r3, [sp, #0]
 8005722:	3301      	adds	r3, #1
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	2331      	movs	r3, #49	; 0x31
 8005728:	7013      	strb	r3, [r2, #0]
 800572a:	e6ce      	b.n	80054ca <_dtoa_r+0x94a>
 800572c:	4b09      	ldr	r3, [pc, #36]	; (8005754 <_dtoa_r+0xbd4>)
 800572e:	f7ff ba95 	b.w	8004c5c <_dtoa_r+0xdc>
 8005732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005734:	2b00      	cmp	r3, #0
 8005736:	f47f aa6e 	bne.w	8004c16 <_dtoa_r+0x96>
 800573a:	4b07      	ldr	r3, [pc, #28]	; (8005758 <_dtoa_r+0xbd8>)
 800573c:	f7ff ba8e 	b.w	8004c5c <_dtoa_r+0xdc>
 8005740:	9b02      	ldr	r3, [sp, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	dcae      	bgt.n	80056a4 <_dtoa_r+0xb24>
 8005746:	9b06      	ldr	r3, [sp, #24]
 8005748:	2b02      	cmp	r3, #2
 800574a:	f73f aea8 	bgt.w	800549e <_dtoa_r+0x91e>
 800574e:	e7a9      	b.n	80056a4 <_dtoa_r+0xb24>
 8005750:	080085e0 	.word	0x080085e0
 8005754:	08008841 	.word	0x08008841
 8005758:	08008561 	.word	0x08008561

0800575c <__sflush_r>:
 800575c:	898a      	ldrh	r2, [r1, #12]
 800575e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005762:	4605      	mov	r5, r0
 8005764:	0710      	lsls	r0, r2, #28
 8005766:	460c      	mov	r4, r1
 8005768:	d458      	bmi.n	800581c <__sflush_r+0xc0>
 800576a:	684b      	ldr	r3, [r1, #4]
 800576c:	2b00      	cmp	r3, #0
 800576e:	dc05      	bgt.n	800577c <__sflush_r+0x20>
 8005770:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005772:	2b00      	cmp	r3, #0
 8005774:	dc02      	bgt.n	800577c <__sflush_r+0x20>
 8005776:	2000      	movs	r0, #0
 8005778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800577c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800577e:	2e00      	cmp	r6, #0
 8005780:	d0f9      	beq.n	8005776 <__sflush_r+0x1a>
 8005782:	2300      	movs	r3, #0
 8005784:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005788:	682f      	ldr	r7, [r5, #0]
 800578a:	602b      	str	r3, [r5, #0]
 800578c:	d032      	beq.n	80057f4 <__sflush_r+0x98>
 800578e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005790:	89a3      	ldrh	r3, [r4, #12]
 8005792:	075a      	lsls	r2, r3, #29
 8005794:	d505      	bpl.n	80057a2 <__sflush_r+0x46>
 8005796:	6863      	ldr	r3, [r4, #4]
 8005798:	1ac0      	subs	r0, r0, r3
 800579a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800579c:	b10b      	cbz	r3, 80057a2 <__sflush_r+0x46>
 800579e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057a0:	1ac0      	subs	r0, r0, r3
 80057a2:	2300      	movs	r3, #0
 80057a4:	4602      	mov	r2, r0
 80057a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057a8:	6a21      	ldr	r1, [r4, #32]
 80057aa:	4628      	mov	r0, r5
 80057ac:	47b0      	blx	r6
 80057ae:	1c43      	adds	r3, r0, #1
 80057b0:	89a3      	ldrh	r3, [r4, #12]
 80057b2:	d106      	bne.n	80057c2 <__sflush_r+0x66>
 80057b4:	6829      	ldr	r1, [r5, #0]
 80057b6:	291d      	cmp	r1, #29
 80057b8:	d82c      	bhi.n	8005814 <__sflush_r+0xb8>
 80057ba:	4a2a      	ldr	r2, [pc, #168]	; (8005864 <__sflush_r+0x108>)
 80057bc:	40ca      	lsrs	r2, r1
 80057be:	07d6      	lsls	r6, r2, #31
 80057c0:	d528      	bpl.n	8005814 <__sflush_r+0xb8>
 80057c2:	2200      	movs	r2, #0
 80057c4:	6062      	str	r2, [r4, #4]
 80057c6:	04d9      	lsls	r1, r3, #19
 80057c8:	6922      	ldr	r2, [r4, #16]
 80057ca:	6022      	str	r2, [r4, #0]
 80057cc:	d504      	bpl.n	80057d8 <__sflush_r+0x7c>
 80057ce:	1c42      	adds	r2, r0, #1
 80057d0:	d101      	bne.n	80057d6 <__sflush_r+0x7a>
 80057d2:	682b      	ldr	r3, [r5, #0]
 80057d4:	b903      	cbnz	r3, 80057d8 <__sflush_r+0x7c>
 80057d6:	6560      	str	r0, [r4, #84]	; 0x54
 80057d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057da:	602f      	str	r7, [r5, #0]
 80057dc:	2900      	cmp	r1, #0
 80057de:	d0ca      	beq.n	8005776 <__sflush_r+0x1a>
 80057e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057e4:	4299      	cmp	r1, r3
 80057e6:	d002      	beq.n	80057ee <__sflush_r+0x92>
 80057e8:	4628      	mov	r0, r5
 80057ea:	f001 fa79 	bl	8006ce0 <_free_r>
 80057ee:	2000      	movs	r0, #0
 80057f0:	6360      	str	r0, [r4, #52]	; 0x34
 80057f2:	e7c1      	b.n	8005778 <__sflush_r+0x1c>
 80057f4:	6a21      	ldr	r1, [r4, #32]
 80057f6:	2301      	movs	r3, #1
 80057f8:	4628      	mov	r0, r5
 80057fa:	47b0      	blx	r6
 80057fc:	1c41      	adds	r1, r0, #1
 80057fe:	d1c7      	bne.n	8005790 <__sflush_r+0x34>
 8005800:	682b      	ldr	r3, [r5, #0]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d0c4      	beq.n	8005790 <__sflush_r+0x34>
 8005806:	2b1d      	cmp	r3, #29
 8005808:	d001      	beq.n	800580e <__sflush_r+0xb2>
 800580a:	2b16      	cmp	r3, #22
 800580c:	d101      	bne.n	8005812 <__sflush_r+0xb6>
 800580e:	602f      	str	r7, [r5, #0]
 8005810:	e7b1      	b.n	8005776 <__sflush_r+0x1a>
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005818:	81a3      	strh	r3, [r4, #12]
 800581a:	e7ad      	b.n	8005778 <__sflush_r+0x1c>
 800581c:	690f      	ldr	r7, [r1, #16]
 800581e:	2f00      	cmp	r7, #0
 8005820:	d0a9      	beq.n	8005776 <__sflush_r+0x1a>
 8005822:	0793      	lsls	r3, r2, #30
 8005824:	680e      	ldr	r6, [r1, #0]
 8005826:	bf08      	it	eq
 8005828:	694b      	ldreq	r3, [r1, #20]
 800582a:	600f      	str	r7, [r1, #0]
 800582c:	bf18      	it	ne
 800582e:	2300      	movne	r3, #0
 8005830:	eba6 0807 	sub.w	r8, r6, r7
 8005834:	608b      	str	r3, [r1, #8]
 8005836:	f1b8 0f00 	cmp.w	r8, #0
 800583a:	dd9c      	ble.n	8005776 <__sflush_r+0x1a>
 800583c:	6a21      	ldr	r1, [r4, #32]
 800583e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005840:	4643      	mov	r3, r8
 8005842:	463a      	mov	r2, r7
 8005844:	4628      	mov	r0, r5
 8005846:	47b0      	blx	r6
 8005848:	2800      	cmp	r0, #0
 800584a:	dc06      	bgt.n	800585a <__sflush_r+0xfe>
 800584c:	89a3      	ldrh	r3, [r4, #12]
 800584e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005852:	81a3      	strh	r3, [r4, #12]
 8005854:	f04f 30ff 	mov.w	r0, #4294967295
 8005858:	e78e      	b.n	8005778 <__sflush_r+0x1c>
 800585a:	4407      	add	r7, r0
 800585c:	eba8 0800 	sub.w	r8, r8, r0
 8005860:	e7e9      	b.n	8005836 <__sflush_r+0xda>
 8005862:	bf00      	nop
 8005864:	20400001 	.word	0x20400001

08005868 <_fflush_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	690b      	ldr	r3, [r1, #16]
 800586c:	4605      	mov	r5, r0
 800586e:	460c      	mov	r4, r1
 8005870:	b913      	cbnz	r3, 8005878 <_fflush_r+0x10>
 8005872:	2500      	movs	r5, #0
 8005874:	4628      	mov	r0, r5
 8005876:	bd38      	pop	{r3, r4, r5, pc}
 8005878:	b118      	cbz	r0, 8005882 <_fflush_r+0x1a>
 800587a:	6983      	ldr	r3, [r0, #24]
 800587c:	b90b      	cbnz	r3, 8005882 <_fflush_r+0x1a>
 800587e:	f000 f899 	bl	80059b4 <__sinit>
 8005882:	4b14      	ldr	r3, [pc, #80]	; (80058d4 <_fflush_r+0x6c>)
 8005884:	429c      	cmp	r4, r3
 8005886:	d11b      	bne.n	80058c0 <_fflush_r+0x58>
 8005888:	686c      	ldr	r4, [r5, #4]
 800588a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d0ef      	beq.n	8005872 <_fflush_r+0xa>
 8005892:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005894:	07d0      	lsls	r0, r2, #31
 8005896:	d404      	bmi.n	80058a2 <_fflush_r+0x3a>
 8005898:	0599      	lsls	r1, r3, #22
 800589a:	d402      	bmi.n	80058a2 <_fflush_r+0x3a>
 800589c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800589e:	f000 fcb8 	bl	8006212 <__retarget_lock_acquire_recursive>
 80058a2:	4628      	mov	r0, r5
 80058a4:	4621      	mov	r1, r4
 80058a6:	f7ff ff59 	bl	800575c <__sflush_r>
 80058aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058ac:	07da      	lsls	r2, r3, #31
 80058ae:	4605      	mov	r5, r0
 80058b0:	d4e0      	bmi.n	8005874 <_fflush_r+0xc>
 80058b2:	89a3      	ldrh	r3, [r4, #12]
 80058b4:	059b      	lsls	r3, r3, #22
 80058b6:	d4dd      	bmi.n	8005874 <_fflush_r+0xc>
 80058b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ba:	f000 fcab 	bl	8006214 <__retarget_lock_release_recursive>
 80058be:	e7d9      	b.n	8005874 <_fflush_r+0xc>
 80058c0:	4b05      	ldr	r3, [pc, #20]	; (80058d8 <_fflush_r+0x70>)
 80058c2:	429c      	cmp	r4, r3
 80058c4:	d101      	bne.n	80058ca <_fflush_r+0x62>
 80058c6:	68ac      	ldr	r4, [r5, #8]
 80058c8:	e7df      	b.n	800588a <_fflush_r+0x22>
 80058ca:	4b04      	ldr	r3, [pc, #16]	; (80058dc <_fflush_r+0x74>)
 80058cc:	429c      	cmp	r4, r3
 80058ce:	bf08      	it	eq
 80058d0:	68ec      	ldreq	r4, [r5, #12]
 80058d2:	e7da      	b.n	800588a <_fflush_r+0x22>
 80058d4:	08008614 	.word	0x08008614
 80058d8:	08008634 	.word	0x08008634
 80058dc:	080085f4 	.word	0x080085f4

080058e0 <fflush>:
 80058e0:	4601      	mov	r1, r0
 80058e2:	b920      	cbnz	r0, 80058ee <fflush+0xe>
 80058e4:	4b04      	ldr	r3, [pc, #16]	; (80058f8 <fflush+0x18>)
 80058e6:	4905      	ldr	r1, [pc, #20]	; (80058fc <fflush+0x1c>)
 80058e8:	6818      	ldr	r0, [r3, #0]
 80058ea:	f000 b8fe 	b.w	8005aea <_fwalk_reent>
 80058ee:	4b04      	ldr	r3, [pc, #16]	; (8005900 <fflush+0x20>)
 80058f0:	6818      	ldr	r0, [r3, #0]
 80058f2:	f7ff bfb9 	b.w	8005868 <_fflush_r>
 80058f6:	bf00      	nop
 80058f8:	080083d0 	.word	0x080083d0
 80058fc:	08005869 	.word	0x08005869
 8005900:	2000000c 	.word	0x2000000c

08005904 <std>:
 8005904:	2300      	movs	r3, #0
 8005906:	b510      	push	{r4, lr}
 8005908:	4604      	mov	r4, r0
 800590a:	e9c0 3300 	strd	r3, r3, [r0]
 800590e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005912:	6083      	str	r3, [r0, #8]
 8005914:	8181      	strh	r1, [r0, #12]
 8005916:	6643      	str	r3, [r0, #100]	; 0x64
 8005918:	81c2      	strh	r2, [r0, #14]
 800591a:	6183      	str	r3, [r0, #24]
 800591c:	4619      	mov	r1, r3
 800591e:	2208      	movs	r2, #8
 8005920:	305c      	adds	r0, #92	; 0x5c
 8005922:	f7fd fa55 	bl	8002dd0 <memset>
 8005926:	4b05      	ldr	r3, [pc, #20]	; (800593c <std+0x38>)
 8005928:	6263      	str	r3, [r4, #36]	; 0x24
 800592a:	4b05      	ldr	r3, [pc, #20]	; (8005940 <std+0x3c>)
 800592c:	62a3      	str	r3, [r4, #40]	; 0x28
 800592e:	4b05      	ldr	r3, [pc, #20]	; (8005944 <std+0x40>)
 8005930:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005932:	4b05      	ldr	r3, [pc, #20]	; (8005948 <std+0x44>)
 8005934:	6224      	str	r4, [r4, #32]
 8005936:	6323      	str	r3, [r4, #48]	; 0x30
 8005938:	bd10      	pop	{r4, pc}
 800593a:	bf00      	nop
 800593c:	08007c19 	.word	0x08007c19
 8005940:	08007c3b 	.word	0x08007c3b
 8005944:	08007c73 	.word	0x08007c73
 8005948:	08007c97 	.word	0x08007c97

0800594c <_cleanup_r>:
 800594c:	4901      	ldr	r1, [pc, #4]	; (8005954 <_cleanup_r+0x8>)
 800594e:	f000 b8cc 	b.w	8005aea <_fwalk_reent>
 8005952:	bf00      	nop
 8005954:	08005869 	.word	0x08005869

08005958 <__sfmoreglue>:
 8005958:	b570      	push	{r4, r5, r6, lr}
 800595a:	2268      	movs	r2, #104	; 0x68
 800595c:	1e4d      	subs	r5, r1, #1
 800595e:	4355      	muls	r5, r2
 8005960:	460e      	mov	r6, r1
 8005962:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005966:	f001 fa27 	bl	8006db8 <_malloc_r>
 800596a:	4604      	mov	r4, r0
 800596c:	b140      	cbz	r0, 8005980 <__sfmoreglue+0x28>
 800596e:	2100      	movs	r1, #0
 8005970:	e9c0 1600 	strd	r1, r6, [r0]
 8005974:	300c      	adds	r0, #12
 8005976:	60a0      	str	r0, [r4, #8]
 8005978:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800597c:	f7fd fa28 	bl	8002dd0 <memset>
 8005980:	4620      	mov	r0, r4
 8005982:	bd70      	pop	{r4, r5, r6, pc}

08005984 <__sfp_lock_acquire>:
 8005984:	4801      	ldr	r0, [pc, #4]	; (800598c <__sfp_lock_acquire+0x8>)
 8005986:	f000 bc44 	b.w	8006212 <__retarget_lock_acquire_recursive>
 800598a:	bf00      	nop
 800598c:	20000249 	.word	0x20000249

08005990 <__sfp_lock_release>:
 8005990:	4801      	ldr	r0, [pc, #4]	; (8005998 <__sfp_lock_release+0x8>)
 8005992:	f000 bc3f 	b.w	8006214 <__retarget_lock_release_recursive>
 8005996:	bf00      	nop
 8005998:	20000249 	.word	0x20000249

0800599c <__sinit_lock_acquire>:
 800599c:	4801      	ldr	r0, [pc, #4]	; (80059a4 <__sinit_lock_acquire+0x8>)
 800599e:	f000 bc38 	b.w	8006212 <__retarget_lock_acquire_recursive>
 80059a2:	bf00      	nop
 80059a4:	2000024a 	.word	0x2000024a

080059a8 <__sinit_lock_release>:
 80059a8:	4801      	ldr	r0, [pc, #4]	; (80059b0 <__sinit_lock_release+0x8>)
 80059aa:	f000 bc33 	b.w	8006214 <__retarget_lock_release_recursive>
 80059ae:	bf00      	nop
 80059b0:	2000024a 	.word	0x2000024a

080059b4 <__sinit>:
 80059b4:	b510      	push	{r4, lr}
 80059b6:	4604      	mov	r4, r0
 80059b8:	f7ff fff0 	bl	800599c <__sinit_lock_acquire>
 80059bc:	69a3      	ldr	r3, [r4, #24]
 80059be:	b11b      	cbz	r3, 80059c8 <__sinit+0x14>
 80059c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c4:	f7ff bff0 	b.w	80059a8 <__sinit_lock_release>
 80059c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80059cc:	6523      	str	r3, [r4, #80]	; 0x50
 80059ce:	4b13      	ldr	r3, [pc, #76]	; (8005a1c <__sinit+0x68>)
 80059d0:	4a13      	ldr	r2, [pc, #76]	; (8005a20 <__sinit+0x6c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80059d6:	42a3      	cmp	r3, r4
 80059d8:	bf04      	itt	eq
 80059da:	2301      	moveq	r3, #1
 80059dc:	61a3      	streq	r3, [r4, #24]
 80059de:	4620      	mov	r0, r4
 80059e0:	f000 f820 	bl	8005a24 <__sfp>
 80059e4:	6060      	str	r0, [r4, #4]
 80059e6:	4620      	mov	r0, r4
 80059e8:	f000 f81c 	bl	8005a24 <__sfp>
 80059ec:	60a0      	str	r0, [r4, #8]
 80059ee:	4620      	mov	r0, r4
 80059f0:	f000 f818 	bl	8005a24 <__sfp>
 80059f4:	2200      	movs	r2, #0
 80059f6:	60e0      	str	r0, [r4, #12]
 80059f8:	2104      	movs	r1, #4
 80059fa:	6860      	ldr	r0, [r4, #4]
 80059fc:	f7ff ff82 	bl	8005904 <std>
 8005a00:	68a0      	ldr	r0, [r4, #8]
 8005a02:	2201      	movs	r2, #1
 8005a04:	2109      	movs	r1, #9
 8005a06:	f7ff ff7d 	bl	8005904 <std>
 8005a0a:	68e0      	ldr	r0, [r4, #12]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	2112      	movs	r1, #18
 8005a10:	f7ff ff78 	bl	8005904 <std>
 8005a14:	2301      	movs	r3, #1
 8005a16:	61a3      	str	r3, [r4, #24]
 8005a18:	e7d2      	b.n	80059c0 <__sinit+0xc>
 8005a1a:	bf00      	nop
 8005a1c:	080083d0 	.word	0x080083d0
 8005a20:	0800594d 	.word	0x0800594d

08005a24 <__sfp>:
 8005a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a26:	4607      	mov	r7, r0
 8005a28:	f7ff ffac 	bl	8005984 <__sfp_lock_acquire>
 8005a2c:	4b1e      	ldr	r3, [pc, #120]	; (8005aa8 <__sfp+0x84>)
 8005a2e:	681e      	ldr	r6, [r3, #0]
 8005a30:	69b3      	ldr	r3, [r6, #24]
 8005a32:	b913      	cbnz	r3, 8005a3a <__sfp+0x16>
 8005a34:	4630      	mov	r0, r6
 8005a36:	f7ff ffbd 	bl	80059b4 <__sinit>
 8005a3a:	3648      	adds	r6, #72	; 0x48
 8005a3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a40:	3b01      	subs	r3, #1
 8005a42:	d503      	bpl.n	8005a4c <__sfp+0x28>
 8005a44:	6833      	ldr	r3, [r6, #0]
 8005a46:	b30b      	cbz	r3, 8005a8c <__sfp+0x68>
 8005a48:	6836      	ldr	r6, [r6, #0]
 8005a4a:	e7f7      	b.n	8005a3c <__sfp+0x18>
 8005a4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a50:	b9d5      	cbnz	r5, 8005a88 <__sfp+0x64>
 8005a52:	4b16      	ldr	r3, [pc, #88]	; (8005aac <__sfp+0x88>)
 8005a54:	60e3      	str	r3, [r4, #12]
 8005a56:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a5a:	6665      	str	r5, [r4, #100]	; 0x64
 8005a5c:	f000 fbd8 	bl	8006210 <__retarget_lock_init_recursive>
 8005a60:	f7ff ff96 	bl	8005990 <__sfp_lock_release>
 8005a64:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005a68:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005a6c:	6025      	str	r5, [r4, #0]
 8005a6e:	61a5      	str	r5, [r4, #24]
 8005a70:	2208      	movs	r2, #8
 8005a72:	4629      	mov	r1, r5
 8005a74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005a78:	f7fd f9aa 	bl	8002dd0 <memset>
 8005a7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005a80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005a84:	4620      	mov	r0, r4
 8005a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a88:	3468      	adds	r4, #104	; 0x68
 8005a8a:	e7d9      	b.n	8005a40 <__sfp+0x1c>
 8005a8c:	2104      	movs	r1, #4
 8005a8e:	4638      	mov	r0, r7
 8005a90:	f7ff ff62 	bl	8005958 <__sfmoreglue>
 8005a94:	4604      	mov	r4, r0
 8005a96:	6030      	str	r0, [r6, #0]
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d1d5      	bne.n	8005a48 <__sfp+0x24>
 8005a9c:	f7ff ff78 	bl	8005990 <__sfp_lock_release>
 8005aa0:	230c      	movs	r3, #12
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	e7ee      	b.n	8005a84 <__sfp+0x60>
 8005aa6:	bf00      	nop
 8005aa8:	080083d0 	.word	0x080083d0
 8005aac:	ffff0001 	.word	0xffff0001

08005ab0 <_fwalk>:
 8005ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ab4:	460f      	mov	r7, r1
 8005ab6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005aba:	2600      	movs	r6, #0
 8005abc:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8005ac0:	f1b8 0801 	subs.w	r8, r8, #1
 8005ac4:	d505      	bpl.n	8005ad2 <_fwalk+0x22>
 8005ac6:	6824      	ldr	r4, [r4, #0]
 8005ac8:	2c00      	cmp	r4, #0
 8005aca:	d1f7      	bne.n	8005abc <_fwalk+0xc>
 8005acc:	4630      	mov	r0, r6
 8005ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ad2:	89ab      	ldrh	r3, [r5, #12]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d906      	bls.n	8005ae6 <_fwalk+0x36>
 8005ad8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005adc:	3301      	adds	r3, #1
 8005ade:	d002      	beq.n	8005ae6 <_fwalk+0x36>
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	47b8      	blx	r7
 8005ae4:	4306      	orrs	r6, r0
 8005ae6:	3568      	adds	r5, #104	; 0x68
 8005ae8:	e7ea      	b.n	8005ac0 <_fwalk+0x10>

08005aea <_fwalk_reent>:
 8005aea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aee:	4606      	mov	r6, r0
 8005af0:	4688      	mov	r8, r1
 8005af2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005af6:	2700      	movs	r7, #0
 8005af8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005afc:	f1b9 0901 	subs.w	r9, r9, #1
 8005b00:	d505      	bpl.n	8005b0e <_fwalk_reent+0x24>
 8005b02:	6824      	ldr	r4, [r4, #0]
 8005b04:	2c00      	cmp	r4, #0
 8005b06:	d1f7      	bne.n	8005af8 <_fwalk_reent+0xe>
 8005b08:	4638      	mov	r0, r7
 8005b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b0e:	89ab      	ldrh	r3, [r5, #12]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d907      	bls.n	8005b24 <_fwalk_reent+0x3a>
 8005b14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	d003      	beq.n	8005b24 <_fwalk_reent+0x3a>
 8005b1c:	4629      	mov	r1, r5
 8005b1e:	4630      	mov	r0, r6
 8005b20:	47c0      	blx	r8
 8005b22:	4307      	orrs	r7, r0
 8005b24:	3568      	adds	r5, #104	; 0x68
 8005b26:	e7e9      	b.n	8005afc <_fwalk_reent+0x12>

08005b28 <rshift>:
 8005b28:	6903      	ldr	r3, [r0, #16]
 8005b2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005b2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b32:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005b36:	f100 0414 	add.w	r4, r0, #20
 8005b3a:	dd45      	ble.n	8005bc8 <rshift+0xa0>
 8005b3c:	f011 011f 	ands.w	r1, r1, #31
 8005b40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005b44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005b48:	d10c      	bne.n	8005b64 <rshift+0x3c>
 8005b4a:	f100 0710 	add.w	r7, r0, #16
 8005b4e:	4629      	mov	r1, r5
 8005b50:	42b1      	cmp	r1, r6
 8005b52:	d334      	bcc.n	8005bbe <rshift+0x96>
 8005b54:	1a9b      	subs	r3, r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	1eea      	subs	r2, r5, #3
 8005b5a:	4296      	cmp	r6, r2
 8005b5c:	bf38      	it	cc
 8005b5e:	2300      	movcc	r3, #0
 8005b60:	4423      	add	r3, r4
 8005b62:	e015      	b.n	8005b90 <rshift+0x68>
 8005b64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005b68:	f1c1 0820 	rsb	r8, r1, #32
 8005b6c:	40cf      	lsrs	r7, r1
 8005b6e:	f105 0e04 	add.w	lr, r5, #4
 8005b72:	46a1      	mov	r9, r4
 8005b74:	4576      	cmp	r6, lr
 8005b76:	46f4      	mov	ip, lr
 8005b78:	d815      	bhi.n	8005ba6 <rshift+0x7e>
 8005b7a:	1a9a      	subs	r2, r3, r2
 8005b7c:	0092      	lsls	r2, r2, #2
 8005b7e:	3a04      	subs	r2, #4
 8005b80:	3501      	adds	r5, #1
 8005b82:	42ae      	cmp	r6, r5
 8005b84:	bf38      	it	cc
 8005b86:	2200      	movcc	r2, #0
 8005b88:	18a3      	adds	r3, r4, r2
 8005b8a:	50a7      	str	r7, [r4, r2]
 8005b8c:	b107      	cbz	r7, 8005b90 <rshift+0x68>
 8005b8e:	3304      	adds	r3, #4
 8005b90:	1b1a      	subs	r2, r3, r4
 8005b92:	42a3      	cmp	r3, r4
 8005b94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005b98:	bf08      	it	eq
 8005b9a:	2300      	moveq	r3, #0
 8005b9c:	6102      	str	r2, [r0, #16]
 8005b9e:	bf08      	it	eq
 8005ba0:	6143      	streq	r3, [r0, #20]
 8005ba2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ba6:	f8dc c000 	ldr.w	ip, [ip]
 8005baa:	fa0c fc08 	lsl.w	ip, ip, r8
 8005bae:	ea4c 0707 	orr.w	r7, ip, r7
 8005bb2:	f849 7b04 	str.w	r7, [r9], #4
 8005bb6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005bba:	40cf      	lsrs	r7, r1
 8005bbc:	e7da      	b.n	8005b74 <rshift+0x4c>
 8005bbe:	f851 cb04 	ldr.w	ip, [r1], #4
 8005bc2:	f847 cf04 	str.w	ip, [r7, #4]!
 8005bc6:	e7c3      	b.n	8005b50 <rshift+0x28>
 8005bc8:	4623      	mov	r3, r4
 8005bca:	e7e1      	b.n	8005b90 <rshift+0x68>

08005bcc <__hexdig_fun>:
 8005bcc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005bd0:	2b09      	cmp	r3, #9
 8005bd2:	d802      	bhi.n	8005bda <__hexdig_fun+0xe>
 8005bd4:	3820      	subs	r0, #32
 8005bd6:	b2c0      	uxtb	r0, r0
 8005bd8:	4770      	bx	lr
 8005bda:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005bde:	2b05      	cmp	r3, #5
 8005be0:	d801      	bhi.n	8005be6 <__hexdig_fun+0x1a>
 8005be2:	3847      	subs	r0, #71	; 0x47
 8005be4:	e7f7      	b.n	8005bd6 <__hexdig_fun+0xa>
 8005be6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005bea:	2b05      	cmp	r3, #5
 8005bec:	d801      	bhi.n	8005bf2 <__hexdig_fun+0x26>
 8005bee:	3827      	subs	r0, #39	; 0x27
 8005bf0:	e7f1      	b.n	8005bd6 <__hexdig_fun+0xa>
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	4770      	bx	lr
	...

08005bf8 <__gethex>:
 8005bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bfc:	ed2d 8b02 	vpush	{d8}
 8005c00:	b089      	sub	sp, #36	; 0x24
 8005c02:	ee08 0a10 	vmov	s16, r0
 8005c06:	9304      	str	r3, [sp, #16]
 8005c08:	4bb4      	ldr	r3, [pc, #720]	; (8005edc <__gethex+0x2e4>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	468b      	mov	fp, r1
 8005c12:	4690      	mov	r8, r2
 8005c14:	f7fa fadc 	bl	80001d0 <strlen>
 8005c18:	9b01      	ldr	r3, [sp, #4]
 8005c1a:	f8db 2000 	ldr.w	r2, [fp]
 8005c1e:	4403      	add	r3, r0
 8005c20:	4682      	mov	sl, r0
 8005c22:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005c26:	9305      	str	r3, [sp, #20]
 8005c28:	1c93      	adds	r3, r2, #2
 8005c2a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005c2e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005c32:	32fe      	adds	r2, #254	; 0xfe
 8005c34:	18d1      	adds	r1, r2, r3
 8005c36:	461f      	mov	r7, r3
 8005c38:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005c3c:	9100      	str	r1, [sp, #0]
 8005c3e:	2830      	cmp	r0, #48	; 0x30
 8005c40:	d0f8      	beq.n	8005c34 <__gethex+0x3c>
 8005c42:	f7ff ffc3 	bl	8005bcc <__hexdig_fun>
 8005c46:	4604      	mov	r4, r0
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d13a      	bne.n	8005cc2 <__gethex+0xca>
 8005c4c:	9901      	ldr	r1, [sp, #4]
 8005c4e:	4652      	mov	r2, sl
 8005c50:	4638      	mov	r0, r7
 8005c52:	f002 f824 	bl	8007c9e <strncmp>
 8005c56:	4605      	mov	r5, r0
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	d168      	bne.n	8005d2e <__gethex+0x136>
 8005c5c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005c60:	eb07 060a 	add.w	r6, r7, sl
 8005c64:	f7ff ffb2 	bl	8005bcc <__hexdig_fun>
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	d062      	beq.n	8005d32 <__gethex+0x13a>
 8005c6c:	4633      	mov	r3, r6
 8005c6e:	7818      	ldrb	r0, [r3, #0]
 8005c70:	2830      	cmp	r0, #48	; 0x30
 8005c72:	461f      	mov	r7, r3
 8005c74:	f103 0301 	add.w	r3, r3, #1
 8005c78:	d0f9      	beq.n	8005c6e <__gethex+0x76>
 8005c7a:	f7ff ffa7 	bl	8005bcc <__hexdig_fun>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	fab0 f480 	clz	r4, r0
 8005c84:	0964      	lsrs	r4, r4, #5
 8005c86:	4635      	mov	r5, r6
 8005c88:	9300      	str	r3, [sp, #0]
 8005c8a:	463a      	mov	r2, r7
 8005c8c:	4616      	mov	r6, r2
 8005c8e:	3201      	adds	r2, #1
 8005c90:	7830      	ldrb	r0, [r6, #0]
 8005c92:	f7ff ff9b 	bl	8005bcc <__hexdig_fun>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	d1f8      	bne.n	8005c8c <__gethex+0x94>
 8005c9a:	9901      	ldr	r1, [sp, #4]
 8005c9c:	4652      	mov	r2, sl
 8005c9e:	4630      	mov	r0, r6
 8005ca0:	f001 fffd 	bl	8007c9e <strncmp>
 8005ca4:	b980      	cbnz	r0, 8005cc8 <__gethex+0xd0>
 8005ca6:	b94d      	cbnz	r5, 8005cbc <__gethex+0xc4>
 8005ca8:	eb06 050a 	add.w	r5, r6, sl
 8005cac:	462a      	mov	r2, r5
 8005cae:	4616      	mov	r6, r2
 8005cb0:	3201      	adds	r2, #1
 8005cb2:	7830      	ldrb	r0, [r6, #0]
 8005cb4:	f7ff ff8a 	bl	8005bcc <__hexdig_fun>
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d1f8      	bne.n	8005cae <__gethex+0xb6>
 8005cbc:	1bad      	subs	r5, r5, r6
 8005cbe:	00ad      	lsls	r5, r5, #2
 8005cc0:	e004      	b.n	8005ccc <__gethex+0xd4>
 8005cc2:	2400      	movs	r4, #0
 8005cc4:	4625      	mov	r5, r4
 8005cc6:	e7e0      	b.n	8005c8a <__gethex+0x92>
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	d1f7      	bne.n	8005cbc <__gethex+0xc4>
 8005ccc:	7833      	ldrb	r3, [r6, #0]
 8005cce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005cd2:	2b50      	cmp	r3, #80	; 0x50
 8005cd4:	d13b      	bne.n	8005d4e <__gethex+0x156>
 8005cd6:	7873      	ldrb	r3, [r6, #1]
 8005cd8:	2b2b      	cmp	r3, #43	; 0x2b
 8005cda:	d02c      	beq.n	8005d36 <__gethex+0x13e>
 8005cdc:	2b2d      	cmp	r3, #45	; 0x2d
 8005cde:	d02e      	beq.n	8005d3e <__gethex+0x146>
 8005ce0:	1c71      	adds	r1, r6, #1
 8005ce2:	f04f 0900 	mov.w	r9, #0
 8005ce6:	7808      	ldrb	r0, [r1, #0]
 8005ce8:	f7ff ff70 	bl	8005bcc <__hexdig_fun>
 8005cec:	1e43      	subs	r3, r0, #1
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b18      	cmp	r3, #24
 8005cf2:	d82c      	bhi.n	8005d4e <__gethex+0x156>
 8005cf4:	f1a0 0210 	sub.w	r2, r0, #16
 8005cf8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005cfc:	f7ff ff66 	bl	8005bcc <__hexdig_fun>
 8005d00:	1e43      	subs	r3, r0, #1
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b18      	cmp	r3, #24
 8005d06:	d91d      	bls.n	8005d44 <__gethex+0x14c>
 8005d08:	f1b9 0f00 	cmp.w	r9, #0
 8005d0c:	d000      	beq.n	8005d10 <__gethex+0x118>
 8005d0e:	4252      	negs	r2, r2
 8005d10:	4415      	add	r5, r2
 8005d12:	f8cb 1000 	str.w	r1, [fp]
 8005d16:	b1e4      	cbz	r4, 8005d52 <__gethex+0x15a>
 8005d18:	9b00      	ldr	r3, [sp, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	bf14      	ite	ne
 8005d1e:	2700      	movne	r7, #0
 8005d20:	2706      	moveq	r7, #6
 8005d22:	4638      	mov	r0, r7
 8005d24:	b009      	add	sp, #36	; 0x24
 8005d26:	ecbd 8b02 	vpop	{d8}
 8005d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2e:	463e      	mov	r6, r7
 8005d30:	4625      	mov	r5, r4
 8005d32:	2401      	movs	r4, #1
 8005d34:	e7ca      	b.n	8005ccc <__gethex+0xd4>
 8005d36:	f04f 0900 	mov.w	r9, #0
 8005d3a:	1cb1      	adds	r1, r6, #2
 8005d3c:	e7d3      	b.n	8005ce6 <__gethex+0xee>
 8005d3e:	f04f 0901 	mov.w	r9, #1
 8005d42:	e7fa      	b.n	8005d3a <__gethex+0x142>
 8005d44:	230a      	movs	r3, #10
 8005d46:	fb03 0202 	mla	r2, r3, r2, r0
 8005d4a:	3a10      	subs	r2, #16
 8005d4c:	e7d4      	b.n	8005cf8 <__gethex+0x100>
 8005d4e:	4631      	mov	r1, r6
 8005d50:	e7df      	b.n	8005d12 <__gethex+0x11a>
 8005d52:	1bf3      	subs	r3, r6, r7
 8005d54:	3b01      	subs	r3, #1
 8005d56:	4621      	mov	r1, r4
 8005d58:	2b07      	cmp	r3, #7
 8005d5a:	dc0b      	bgt.n	8005d74 <__gethex+0x17c>
 8005d5c:	ee18 0a10 	vmov	r0, s16
 8005d60:	f000 fae6 	bl	8006330 <_Balloc>
 8005d64:	4604      	mov	r4, r0
 8005d66:	b940      	cbnz	r0, 8005d7a <__gethex+0x182>
 8005d68:	4b5d      	ldr	r3, [pc, #372]	; (8005ee0 <__gethex+0x2e8>)
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	21de      	movs	r1, #222	; 0xde
 8005d6e:	485d      	ldr	r0, [pc, #372]	; (8005ee4 <__gethex+0x2ec>)
 8005d70:	f002 f9d0 	bl	8008114 <__assert_func>
 8005d74:	3101      	adds	r1, #1
 8005d76:	105b      	asrs	r3, r3, #1
 8005d78:	e7ee      	b.n	8005d58 <__gethex+0x160>
 8005d7a:	f100 0914 	add.w	r9, r0, #20
 8005d7e:	f04f 0b00 	mov.w	fp, #0
 8005d82:	f1ca 0301 	rsb	r3, sl, #1
 8005d86:	f8cd 9008 	str.w	r9, [sp, #8]
 8005d8a:	f8cd b000 	str.w	fp, [sp]
 8005d8e:	9306      	str	r3, [sp, #24]
 8005d90:	42b7      	cmp	r7, r6
 8005d92:	d340      	bcc.n	8005e16 <__gethex+0x21e>
 8005d94:	9802      	ldr	r0, [sp, #8]
 8005d96:	9b00      	ldr	r3, [sp, #0]
 8005d98:	f840 3b04 	str.w	r3, [r0], #4
 8005d9c:	eba0 0009 	sub.w	r0, r0, r9
 8005da0:	1080      	asrs	r0, r0, #2
 8005da2:	0146      	lsls	r6, r0, #5
 8005da4:	6120      	str	r0, [r4, #16]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 fbb4 	bl	8006514 <__hi0bits>
 8005dac:	1a30      	subs	r0, r6, r0
 8005dae:	f8d8 6000 	ldr.w	r6, [r8]
 8005db2:	42b0      	cmp	r0, r6
 8005db4:	dd63      	ble.n	8005e7e <__gethex+0x286>
 8005db6:	1b87      	subs	r7, r0, r6
 8005db8:	4639      	mov	r1, r7
 8005dba:	4620      	mov	r0, r4
 8005dbc:	f000 ff58 	bl	8006c70 <__any_on>
 8005dc0:	4682      	mov	sl, r0
 8005dc2:	b1a8      	cbz	r0, 8005df0 <__gethex+0x1f8>
 8005dc4:	1e7b      	subs	r3, r7, #1
 8005dc6:	1159      	asrs	r1, r3, #5
 8005dc8:	f003 021f 	and.w	r2, r3, #31
 8005dcc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005dd0:	f04f 0a01 	mov.w	sl, #1
 8005dd4:	fa0a f202 	lsl.w	r2, sl, r2
 8005dd8:	420a      	tst	r2, r1
 8005dda:	d009      	beq.n	8005df0 <__gethex+0x1f8>
 8005ddc:	4553      	cmp	r3, sl
 8005dde:	dd05      	ble.n	8005dec <__gethex+0x1f4>
 8005de0:	1eb9      	subs	r1, r7, #2
 8005de2:	4620      	mov	r0, r4
 8005de4:	f000 ff44 	bl	8006c70 <__any_on>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	d145      	bne.n	8005e78 <__gethex+0x280>
 8005dec:	f04f 0a02 	mov.w	sl, #2
 8005df0:	4639      	mov	r1, r7
 8005df2:	4620      	mov	r0, r4
 8005df4:	f7ff fe98 	bl	8005b28 <rshift>
 8005df8:	443d      	add	r5, r7
 8005dfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005dfe:	42ab      	cmp	r3, r5
 8005e00:	da4c      	bge.n	8005e9c <__gethex+0x2a4>
 8005e02:	ee18 0a10 	vmov	r0, s16
 8005e06:	4621      	mov	r1, r4
 8005e08:	f000 fad2 	bl	80063b0 <_Bfree>
 8005e0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005e0e:	2300      	movs	r3, #0
 8005e10:	6013      	str	r3, [r2, #0]
 8005e12:	27a3      	movs	r7, #163	; 0xa3
 8005e14:	e785      	b.n	8005d22 <__gethex+0x12a>
 8005e16:	1e73      	subs	r3, r6, #1
 8005e18:	9a05      	ldr	r2, [sp, #20]
 8005e1a:	9303      	str	r3, [sp, #12]
 8005e1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d019      	beq.n	8005e58 <__gethex+0x260>
 8005e24:	f1bb 0f20 	cmp.w	fp, #32
 8005e28:	d107      	bne.n	8005e3a <__gethex+0x242>
 8005e2a:	9b02      	ldr	r3, [sp, #8]
 8005e2c:	9a00      	ldr	r2, [sp, #0]
 8005e2e:	f843 2b04 	str.w	r2, [r3], #4
 8005e32:	9302      	str	r3, [sp, #8]
 8005e34:	2300      	movs	r3, #0
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	469b      	mov	fp, r3
 8005e3a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005e3e:	f7ff fec5 	bl	8005bcc <__hexdig_fun>
 8005e42:	9b00      	ldr	r3, [sp, #0]
 8005e44:	f000 000f 	and.w	r0, r0, #15
 8005e48:	fa00 f00b 	lsl.w	r0, r0, fp
 8005e4c:	4303      	orrs	r3, r0
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	f10b 0b04 	add.w	fp, fp, #4
 8005e54:	9b03      	ldr	r3, [sp, #12]
 8005e56:	e00d      	b.n	8005e74 <__gethex+0x27c>
 8005e58:	9b03      	ldr	r3, [sp, #12]
 8005e5a:	9a06      	ldr	r2, [sp, #24]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	42bb      	cmp	r3, r7
 8005e60:	d3e0      	bcc.n	8005e24 <__gethex+0x22c>
 8005e62:	4618      	mov	r0, r3
 8005e64:	9901      	ldr	r1, [sp, #4]
 8005e66:	9307      	str	r3, [sp, #28]
 8005e68:	4652      	mov	r2, sl
 8005e6a:	f001 ff18 	bl	8007c9e <strncmp>
 8005e6e:	9b07      	ldr	r3, [sp, #28]
 8005e70:	2800      	cmp	r0, #0
 8005e72:	d1d7      	bne.n	8005e24 <__gethex+0x22c>
 8005e74:	461e      	mov	r6, r3
 8005e76:	e78b      	b.n	8005d90 <__gethex+0x198>
 8005e78:	f04f 0a03 	mov.w	sl, #3
 8005e7c:	e7b8      	b.n	8005df0 <__gethex+0x1f8>
 8005e7e:	da0a      	bge.n	8005e96 <__gethex+0x29e>
 8005e80:	1a37      	subs	r7, r6, r0
 8005e82:	4621      	mov	r1, r4
 8005e84:	ee18 0a10 	vmov	r0, s16
 8005e88:	463a      	mov	r2, r7
 8005e8a:	f000 fcad 	bl	80067e8 <__lshift>
 8005e8e:	1bed      	subs	r5, r5, r7
 8005e90:	4604      	mov	r4, r0
 8005e92:	f100 0914 	add.w	r9, r0, #20
 8005e96:	f04f 0a00 	mov.w	sl, #0
 8005e9a:	e7ae      	b.n	8005dfa <__gethex+0x202>
 8005e9c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005ea0:	42a8      	cmp	r0, r5
 8005ea2:	dd72      	ble.n	8005f8a <__gethex+0x392>
 8005ea4:	1b45      	subs	r5, r0, r5
 8005ea6:	42ae      	cmp	r6, r5
 8005ea8:	dc36      	bgt.n	8005f18 <__gethex+0x320>
 8005eaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d02a      	beq.n	8005f08 <__gethex+0x310>
 8005eb2:	2b03      	cmp	r3, #3
 8005eb4:	d02c      	beq.n	8005f10 <__gethex+0x318>
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d11c      	bne.n	8005ef4 <__gethex+0x2fc>
 8005eba:	42ae      	cmp	r6, r5
 8005ebc:	d11a      	bne.n	8005ef4 <__gethex+0x2fc>
 8005ebe:	2e01      	cmp	r6, #1
 8005ec0:	d112      	bne.n	8005ee8 <__gethex+0x2f0>
 8005ec2:	9a04      	ldr	r2, [sp, #16]
 8005ec4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005ec8:	6013      	str	r3, [r2, #0]
 8005eca:	2301      	movs	r3, #1
 8005ecc:	6123      	str	r3, [r4, #16]
 8005ece:	f8c9 3000 	str.w	r3, [r9]
 8005ed2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ed4:	2762      	movs	r7, #98	; 0x62
 8005ed6:	601c      	str	r4, [r3, #0]
 8005ed8:	e723      	b.n	8005d22 <__gethex+0x12a>
 8005eda:	bf00      	nop
 8005edc:	080086bc 	.word	0x080086bc
 8005ee0:	080085e0 	.word	0x080085e0
 8005ee4:	08008654 	.word	0x08008654
 8005ee8:	1e71      	subs	r1, r6, #1
 8005eea:	4620      	mov	r0, r4
 8005eec:	f000 fec0 	bl	8006c70 <__any_on>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d1e6      	bne.n	8005ec2 <__gethex+0x2ca>
 8005ef4:	ee18 0a10 	vmov	r0, s16
 8005ef8:	4621      	mov	r1, r4
 8005efa:	f000 fa59 	bl	80063b0 <_Bfree>
 8005efe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005f00:	2300      	movs	r3, #0
 8005f02:	6013      	str	r3, [r2, #0]
 8005f04:	2750      	movs	r7, #80	; 0x50
 8005f06:	e70c      	b.n	8005d22 <__gethex+0x12a>
 8005f08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1f2      	bne.n	8005ef4 <__gethex+0x2fc>
 8005f0e:	e7d8      	b.n	8005ec2 <__gethex+0x2ca>
 8005f10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1d5      	bne.n	8005ec2 <__gethex+0x2ca>
 8005f16:	e7ed      	b.n	8005ef4 <__gethex+0x2fc>
 8005f18:	1e6f      	subs	r7, r5, #1
 8005f1a:	f1ba 0f00 	cmp.w	sl, #0
 8005f1e:	d131      	bne.n	8005f84 <__gethex+0x38c>
 8005f20:	b127      	cbz	r7, 8005f2c <__gethex+0x334>
 8005f22:	4639      	mov	r1, r7
 8005f24:	4620      	mov	r0, r4
 8005f26:	f000 fea3 	bl	8006c70 <__any_on>
 8005f2a:	4682      	mov	sl, r0
 8005f2c:	117b      	asrs	r3, r7, #5
 8005f2e:	2101      	movs	r1, #1
 8005f30:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005f34:	f007 071f 	and.w	r7, r7, #31
 8005f38:	fa01 f707 	lsl.w	r7, r1, r7
 8005f3c:	421f      	tst	r7, r3
 8005f3e:	4629      	mov	r1, r5
 8005f40:	4620      	mov	r0, r4
 8005f42:	bf18      	it	ne
 8005f44:	f04a 0a02 	orrne.w	sl, sl, #2
 8005f48:	1b76      	subs	r6, r6, r5
 8005f4a:	f7ff fded 	bl	8005b28 <rshift>
 8005f4e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005f52:	2702      	movs	r7, #2
 8005f54:	f1ba 0f00 	cmp.w	sl, #0
 8005f58:	d048      	beq.n	8005fec <__gethex+0x3f4>
 8005f5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d015      	beq.n	8005f8e <__gethex+0x396>
 8005f62:	2b03      	cmp	r3, #3
 8005f64:	d017      	beq.n	8005f96 <__gethex+0x39e>
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d109      	bne.n	8005f7e <__gethex+0x386>
 8005f6a:	f01a 0f02 	tst.w	sl, #2
 8005f6e:	d006      	beq.n	8005f7e <__gethex+0x386>
 8005f70:	f8d9 0000 	ldr.w	r0, [r9]
 8005f74:	ea4a 0a00 	orr.w	sl, sl, r0
 8005f78:	f01a 0f01 	tst.w	sl, #1
 8005f7c:	d10e      	bne.n	8005f9c <__gethex+0x3a4>
 8005f7e:	f047 0710 	orr.w	r7, r7, #16
 8005f82:	e033      	b.n	8005fec <__gethex+0x3f4>
 8005f84:	f04f 0a01 	mov.w	sl, #1
 8005f88:	e7d0      	b.n	8005f2c <__gethex+0x334>
 8005f8a:	2701      	movs	r7, #1
 8005f8c:	e7e2      	b.n	8005f54 <__gethex+0x35c>
 8005f8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f90:	f1c3 0301 	rsb	r3, r3, #1
 8005f94:	9315      	str	r3, [sp, #84]	; 0x54
 8005f96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0f0      	beq.n	8005f7e <__gethex+0x386>
 8005f9c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005fa0:	f104 0314 	add.w	r3, r4, #20
 8005fa4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005fa8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005fac:	f04f 0c00 	mov.w	ip, #0
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fb6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005fba:	d01c      	beq.n	8005ff6 <__gethex+0x3fe>
 8005fbc:	3201      	adds	r2, #1
 8005fbe:	6002      	str	r2, [r0, #0]
 8005fc0:	2f02      	cmp	r7, #2
 8005fc2:	f104 0314 	add.w	r3, r4, #20
 8005fc6:	d13f      	bne.n	8006048 <__gethex+0x450>
 8005fc8:	f8d8 2000 	ldr.w	r2, [r8]
 8005fcc:	3a01      	subs	r2, #1
 8005fce:	42b2      	cmp	r2, r6
 8005fd0:	d10a      	bne.n	8005fe8 <__gethex+0x3f0>
 8005fd2:	1171      	asrs	r1, r6, #5
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005fda:	f006 061f 	and.w	r6, r6, #31
 8005fde:	fa02 f606 	lsl.w	r6, r2, r6
 8005fe2:	421e      	tst	r6, r3
 8005fe4:	bf18      	it	ne
 8005fe6:	4617      	movne	r7, r2
 8005fe8:	f047 0720 	orr.w	r7, r7, #32
 8005fec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005fee:	601c      	str	r4, [r3, #0]
 8005ff0:	9b04      	ldr	r3, [sp, #16]
 8005ff2:	601d      	str	r5, [r3, #0]
 8005ff4:	e695      	b.n	8005d22 <__gethex+0x12a>
 8005ff6:	4299      	cmp	r1, r3
 8005ff8:	f843 cc04 	str.w	ip, [r3, #-4]
 8005ffc:	d8d8      	bhi.n	8005fb0 <__gethex+0x3b8>
 8005ffe:	68a3      	ldr	r3, [r4, #8]
 8006000:	459b      	cmp	fp, r3
 8006002:	db19      	blt.n	8006038 <__gethex+0x440>
 8006004:	6861      	ldr	r1, [r4, #4]
 8006006:	ee18 0a10 	vmov	r0, s16
 800600a:	3101      	adds	r1, #1
 800600c:	f000 f990 	bl	8006330 <_Balloc>
 8006010:	4681      	mov	r9, r0
 8006012:	b918      	cbnz	r0, 800601c <__gethex+0x424>
 8006014:	4b1a      	ldr	r3, [pc, #104]	; (8006080 <__gethex+0x488>)
 8006016:	4602      	mov	r2, r0
 8006018:	2184      	movs	r1, #132	; 0x84
 800601a:	e6a8      	b.n	8005d6e <__gethex+0x176>
 800601c:	6922      	ldr	r2, [r4, #16]
 800601e:	3202      	adds	r2, #2
 8006020:	f104 010c 	add.w	r1, r4, #12
 8006024:	0092      	lsls	r2, r2, #2
 8006026:	300c      	adds	r0, #12
 8006028:	f000 f974 	bl	8006314 <memcpy>
 800602c:	4621      	mov	r1, r4
 800602e:	ee18 0a10 	vmov	r0, s16
 8006032:	f000 f9bd 	bl	80063b0 <_Bfree>
 8006036:	464c      	mov	r4, r9
 8006038:	6923      	ldr	r3, [r4, #16]
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006040:	6122      	str	r2, [r4, #16]
 8006042:	2201      	movs	r2, #1
 8006044:	615a      	str	r2, [r3, #20]
 8006046:	e7bb      	b.n	8005fc0 <__gethex+0x3c8>
 8006048:	6922      	ldr	r2, [r4, #16]
 800604a:	455a      	cmp	r2, fp
 800604c:	dd0b      	ble.n	8006066 <__gethex+0x46e>
 800604e:	2101      	movs	r1, #1
 8006050:	4620      	mov	r0, r4
 8006052:	f7ff fd69 	bl	8005b28 <rshift>
 8006056:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800605a:	3501      	adds	r5, #1
 800605c:	42ab      	cmp	r3, r5
 800605e:	f6ff aed0 	blt.w	8005e02 <__gethex+0x20a>
 8006062:	2701      	movs	r7, #1
 8006064:	e7c0      	b.n	8005fe8 <__gethex+0x3f0>
 8006066:	f016 061f 	ands.w	r6, r6, #31
 800606a:	d0fa      	beq.n	8006062 <__gethex+0x46a>
 800606c:	4453      	add	r3, sl
 800606e:	f1c6 0620 	rsb	r6, r6, #32
 8006072:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006076:	f000 fa4d 	bl	8006514 <__hi0bits>
 800607a:	42b0      	cmp	r0, r6
 800607c:	dbe7      	blt.n	800604e <__gethex+0x456>
 800607e:	e7f0      	b.n	8006062 <__gethex+0x46a>
 8006080:	080085e0 	.word	0x080085e0

08006084 <L_shift>:
 8006084:	f1c2 0208 	rsb	r2, r2, #8
 8006088:	0092      	lsls	r2, r2, #2
 800608a:	b570      	push	{r4, r5, r6, lr}
 800608c:	f1c2 0620 	rsb	r6, r2, #32
 8006090:	6843      	ldr	r3, [r0, #4]
 8006092:	6804      	ldr	r4, [r0, #0]
 8006094:	fa03 f506 	lsl.w	r5, r3, r6
 8006098:	432c      	orrs	r4, r5
 800609a:	40d3      	lsrs	r3, r2
 800609c:	6004      	str	r4, [r0, #0]
 800609e:	f840 3f04 	str.w	r3, [r0, #4]!
 80060a2:	4288      	cmp	r0, r1
 80060a4:	d3f4      	bcc.n	8006090 <L_shift+0xc>
 80060a6:	bd70      	pop	{r4, r5, r6, pc}

080060a8 <__match>:
 80060a8:	b530      	push	{r4, r5, lr}
 80060aa:	6803      	ldr	r3, [r0, #0]
 80060ac:	3301      	adds	r3, #1
 80060ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060b2:	b914      	cbnz	r4, 80060ba <__match+0x12>
 80060b4:	6003      	str	r3, [r0, #0]
 80060b6:	2001      	movs	r0, #1
 80060b8:	bd30      	pop	{r4, r5, pc}
 80060ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80060c2:	2d19      	cmp	r5, #25
 80060c4:	bf98      	it	ls
 80060c6:	3220      	addls	r2, #32
 80060c8:	42a2      	cmp	r2, r4
 80060ca:	d0f0      	beq.n	80060ae <__match+0x6>
 80060cc:	2000      	movs	r0, #0
 80060ce:	e7f3      	b.n	80060b8 <__match+0x10>

080060d0 <__hexnan>:
 80060d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d4:	680b      	ldr	r3, [r1, #0]
 80060d6:	115e      	asrs	r6, r3, #5
 80060d8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80060dc:	f013 031f 	ands.w	r3, r3, #31
 80060e0:	b087      	sub	sp, #28
 80060e2:	bf18      	it	ne
 80060e4:	3604      	addne	r6, #4
 80060e6:	2500      	movs	r5, #0
 80060e8:	1f37      	subs	r7, r6, #4
 80060ea:	4690      	mov	r8, r2
 80060ec:	6802      	ldr	r2, [r0, #0]
 80060ee:	9301      	str	r3, [sp, #4]
 80060f0:	4682      	mov	sl, r0
 80060f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80060f6:	46b9      	mov	r9, r7
 80060f8:	463c      	mov	r4, r7
 80060fa:	9502      	str	r5, [sp, #8]
 80060fc:	46ab      	mov	fp, r5
 80060fe:	7851      	ldrb	r1, [r2, #1]
 8006100:	1c53      	adds	r3, r2, #1
 8006102:	9303      	str	r3, [sp, #12]
 8006104:	b341      	cbz	r1, 8006158 <__hexnan+0x88>
 8006106:	4608      	mov	r0, r1
 8006108:	9205      	str	r2, [sp, #20]
 800610a:	9104      	str	r1, [sp, #16]
 800610c:	f7ff fd5e 	bl	8005bcc <__hexdig_fun>
 8006110:	2800      	cmp	r0, #0
 8006112:	d14f      	bne.n	80061b4 <__hexnan+0xe4>
 8006114:	9904      	ldr	r1, [sp, #16]
 8006116:	9a05      	ldr	r2, [sp, #20]
 8006118:	2920      	cmp	r1, #32
 800611a:	d818      	bhi.n	800614e <__hexnan+0x7e>
 800611c:	9b02      	ldr	r3, [sp, #8]
 800611e:	459b      	cmp	fp, r3
 8006120:	dd13      	ble.n	800614a <__hexnan+0x7a>
 8006122:	454c      	cmp	r4, r9
 8006124:	d206      	bcs.n	8006134 <__hexnan+0x64>
 8006126:	2d07      	cmp	r5, #7
 8006128:	dc04      	bgt.n	8006134 <__hexnan+0x64>
 800612a:	462a      	mov	r2, r5
 800612c:	4649      	mov	r1, r9
 800612e:	4620      	mov	r0, r4
 8006130:	f7ff ffa8 	bl	8006084 <L_shift>
 8006134:	4544      	cmp	r4, r8
 8006136:	d950      	bls.n	80061da <__hexnan+0x10a>
 8006138:	2300      	movs	r3, #0
 800613a:	f1a4 0904 	sub.w	r9, r4, #4
 800613e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006142:	f8cd b008 	str.w	fp, [sp, #8]
 8006146:	464c      	mov	r4, r9
 8006148:	461d      	mov	r5, r3
 800614a:	9a03      	ldr	r2, [sp, #12]
 800614c:	e7d7      	b.n	80060fe <__hexnan+0x2e>
 800614e:	2929      	cmp	r1, #41	; 0x29
 8006150:	d156      	bne.n	8006200 <__hexnan+0x130>
 8006152:	3202      	adds	r2, #2
 8006154:	f8ca 2000 	str.w	r2, [sl]
 8006158:	f1bb 0f00 	cmp.w	fp, #0
 800615c:	d050      	beq.n	8006200 <__hexnan+0x130>
 800615e:	454c      	cmp	r4, r9
 8006160:	d206      	bcs.n	8006170 <__hexnan+0xa0>
 8006162:	2d07      	cmp	r5, #7
 8006164:	dc04      	bgt.n	8006170 <__hexnan+0xa0>
 8006166:	462a      	mov	r2, r5
 8006168:	4649      	mov	r1, r9
 800616a:	4620      	mov	r0, r4
 800616c:	f7ff ff8a 	bl	8006084 <L_shift>
 8006170:	4544      	cmp	r4, r8
 8006172:	d934      	bls.n	80061de <__hexnan+0x10e>
 8006174:	f1a8 0204 	sub.w	r2, r8, #4
 8006178:	4623      	mov	r3, r4
 800617a:	f853 1b04 	ldr.w	r1, [r3], #4
 800617e:	f842 1f04 	str.w	r1, [r2, #4]!
 8006182:	429f      	cmp	r7, r3
 8006184:	d2f9      	bcs.n	800617a <__hexnan+0xaa>
 8006186:	1b3b      	subs	r3, r7, r4
 8006188:	f023 0303 	bic.w	r3, r3, #3
 800618c:	3304      	adds	r3, #4
 800618e:	3401      	adds	r4, #1
 8006190:	3e03      	subs	r6, #3
 8006192:	42b4      	cmp	r4, r6
 8006194:	bf88      	it	hi
 8006196:	2304      	movhi	r3, #4
 8006198:	4443      	add	r3, r8
 800619a:	2200      	movs	r2, #0
 800619c:	f843 2b04 	str.w	r2, [r3], #4
 80061a0:	429f      	cmp	r7, r3
 80061a2:	d2fb      	bcs.n	800619c <__hexnan+0xcc>
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	b91b      	cbnz	r3, 80061b0 <__hexnan+0xe0>
 80061a8:	4547      	cmp	r7, r8
 80061aa:	d127      	bne.n	80061fc <__hexnan+0x12c>
 80061ac:	2301      	movs	r3, #1
 80061ae:	603b      	str	r3, [r7, #0]
 80061b0:	2005      	movs	r0, #5
 80061b2:	e026      	b.n	8006202 <__hexnan+0x132>
 80061b4:	3501      	adds	r5, #1
 80061b6:	2d08      	cmp	r5, #8
 80061b8:	f10b 0b01 	add.w	fp, fp, #1
 80061bc:	dd06      	ble.n	80061cc <__hexnan+0xfc>
 80061be:	4544      	cmp	r4, r8
 80061c0:	d9c3      	bls.n	800614a <__hexnan+0x7a>
 80061c2:	2300      	movs	r3, #0
 80061c4:	f844 3c04 	str.w	r3, [r4, #-4]
 80061c8:	2501      	movs	r5, #1
 80061ca:	3c04      	subs	r4, #4
 80061cc:	6822      	ldr	r2, [r4, #0]
 80061ce:	f000 000f 	and.w	r0, r0, #15
 80061d2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80061d6:	6022      	str	r2, [r4, #0]
 80061d8:	e7b7      	b.n	800614a <__hexnan+0x7a>
 80061da:	2508      	movs	r5, #8
 80061dc:	e7b5      	b.n	800614a <__hexnan+0x7a>
 80061de:	9b01      	ldr	r3, [sp, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d0df      	beq.n	80061a4 <__hexnan+0xd4>
 80061e4:	f04f 32ff 	mov.w	r2, #4294967295
 80061e8:	f1c3 0320 	rsb	r3, r3, #32
 80061ec:	fa22 f303 	lsr.w	r3, r2, r3
 80061f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80061f4:	401a      	ands	r2, r3
 80061f6:	f846 2c04 	str.w	r2, [r6, #-4]
 80061fa:	e7d3      	b.n	80061a4 <__hexnan+0xd4>
 80061fc:	3f04      	subs	r7, #4
 80061fe:	e7d1      	b.n	80061a4 <__hexnan+0xd4>
 8006200:	2004      	movs	r0, #4
 8006202:	b007      	add	sp, #28
 8006204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006208 <_localeconv_r>:
 8006208:	4800      	ldr	r0, [pc, #0]	; (800620c <_localeconv_r+0x4>)
 800620a:	4770      	bx	lr
 800620c:	20000164 	.word	0x20000164

08006210 <__retarget_lock_init_recursive>:
 8006210:	4770      	bx	lr

08006212 <__retarget_lock_acquire_recursive>:
 8006212:	4770      	bx	lr

08006214 <__retarget_lock_release_recursive>:
 8006214:	4770      	bx	lr

08006216 <__swhatbuf_r>:
 8006216:	b570      	push	{r4, r5, r6, lr}
 8006218:	460e      	mov	r6, r1
 800621a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800621e:	2900      	cmp	r1, #0
 8006220:	b096      	sub	sp, #88	; 0x58
 8006222:	4614      	mov	r4, r2
 8006224:	461d      	mov	r5, r3
 8006226:	da08      	bge.n	800623a <__swhatbuf_r+0x24>
 8006228:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	602a      	str	r2, [r5, #0]
 8006230:	061a      	lsls	r2, r3, #24
 8006232:	d410      	bmi.n	8006256 <__swhatbuf_r+0x40>
 8006234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006238:	e00e      	b.n	8006258 <__swhatbuf_r+0x42>
 800623a:	466a      	mov	r2, sp
 800623c:	f001 ffaa 	bl	8008194 <_fstat_r>
 8006240:	2800      	cmp	r0, #0
 8006242:	dbf1      	blt.n	8006228 <__swhatbuf_r+0x12>
 8006244:	9a01      	ldr	r2, [sp, #4]
 8006246:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800624a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800624e:	425a      	negs	r2, r3
 8006250:	415a      	adcs	r2, r3
 8006252:	602a      	str	r2, [r5, #0]
 8006254:	e7ee      	b.n	8006234 <__swhatbuf_r+0x1e>
 8006256:	2340      	movs	r3, #64	; 0x40
 8006258:	2000      	movs	r0, #0
 800625a:	6023      	str	r3, [r4, #0]
 800625c:	b016      	add	sp, #88	; 0x58
 800625e:	bd70      	pop	{r4, r5, r6, pc}

08006260 <__smakebuf_r>:
 8006260:	898b      	ldrh	r3, [r1, #12]
 8006262:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006264:	079d      	lsls	r5, r3, #30
 8006266:	4606      	mov	r6, r0
 8006268:	460c      	mov	r4, r1
 800626a:	d507      	bpl.n	800627c <__smakebuf_r+0x1c>
 800626c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	6123      	str	r3, [r4, #16]
 8006274:	2301      	movs	r3, #1
 8006276:	6163      	str	r3, [r4, #20]
 8006278:	b002      	add	sp, #8
 800627a:	bd70      	pop	{r4, r5, r6, pc}
 800627c:	ab01      	add	r3, sp, #4
 800627e:	466a      	mov	r2, sp
 8006280:	f7ff ffc9 	bl	8006216 <__swhatbuf_r>
 8006284:	9900      	ldr	r1, [sp, #0]
 8006286:	4605      	mov	r5, r0
 8006288:	4630      	mov	r0, r6
 800628a:	f000 fd95 	bl	8006db8 <_malloc_r>
 800628e:	b948      	cbnz	r0, 80062a4 <__smakebuf_r+0x44>
 8006290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006294:	059a      	lsls	r2, r3, #22
 8006296:	d4ef      	bmi.n	8006278 <__smakebuf_r+0x18>
 8006298:	f023 0303 	bic.w	r3, r3, #3
 800629c:	f043 0302 	orr.w	r3, r3, #2
 80062a0:	81a3      	strh	r3, [r4, #12]
 80062a2:	e7e3      	b.n	800626c <__smakebuf_r+0xc>
 80062a4:	4b0d      	ldr	r3, [pc, #52]	; (80062dc <__smakebuf_r+0x7c>)
 80062a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80062a8:	89a3      	ldrh	r3, [r4, #12]
 80062aa:	6020      	str	r0, [r4, #0]
 80062ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062b0:	81a3      	strh	r3, [r4, #12]
 80062b2:	9b00      	ldr	r3, [sp, #0]
 80062b4:	6163      	str	r3, [r4, #20]
 80062b6:	9b01      	ldr	r3, [sp, #4]
 80062b8:	6120      	str	r0, [r4, #16]
 80062ba:	b15b      	cbz	r3, 80062d4 <__smakebuf_r+0x74>
 80062bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062c0:	4630      	mov	r0, r6
 80062c2:	f001 ff79 	bl	80081b8 <_isatty_r>
 80062c6:	b128      	cbz	r0, 80062d4 <__smakebuf_r+0x74>
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	f023 0303 	bic.w	r3, r3, #3
 80062ce:	f043 0301 	orr.w	r3, r3, #1
 80062d2:	81a3      	strh	r3, [r4, #12]
 80062d4:	89a0      	ldrh	r0, [r4, #12]
 80062d6:	4305      	orrs	r5, r0
 80062d8:	81a5      	strh	r5, [r4, #12]
 80062da:	e7cd      	b.n	8006278 <__smakebuf_r+0x18>
 80062dc:	0800594d 	.word	0x0800594d

080062e0 <malloc>:
 80062e0:	4b02      	ldr	r3, [pc, #8]	; (80062ec <malloc+0xc>)
 80062e2:	4601      	mov	r1, r0
 80062e4:	6818      	ldr	r0, [r3, #0]
 80062e6:	f000 bd67 	b.w	8006db8 <_malloc_r>
 80062ea:	bf00      	nop
 80062ec:	2000000c 	.word	0x2000000c

080062f0 <__ascii_mbtowc>:
 80062f0:	b082      	sub	sp, #8
 80062f2:	b901      	cbnz	r1, 80062f6 <__ascii_mbtowc+0x6>
 80062f4:	a901      	add	r1, sp, #4
 80062f6:	b142      	cbz	r2, 800630a <__ascii_mbtowc+0x1a>
 80062f8:	b14b      	cbz	r3, 800630e <__ascii_mbtowc+0x1e>
 80062fa:	7813      	ldrb	r3, [r2, #0]
 80062fc:	600b      	str	r3, [r1, #0]
 80062fe:	7812      	ldrb	r2, [r2, #0]
 8006300:	1e10      	subs	r0, r2, #0
 8006302:	bf18      	it	ne
 8006304:	2001      	movne	r0, #1
 8006306:	b002      	add	sp, #8
 8006308:	4770      	bx	lr
 800630a:	4610      	mov	r0, r2
 800630c:	e7fb      	b.n	8006306 <__ascii_mbtowc+0x16>
 800630e:	f06f 0001 	mvn.w	r0, #1
 8006312:	e7f8      	b.n	8006306 <__ascii_mbtowc+0x16>

08006314 <memcpy>:
 8006314:	440a      	add	r2, r1
 8006316:	4291      	cmp	r1, r2
 8006318:	f100 33ff 	add.w	r3, r0, #4294967295
 800631c:	d100      	bne.n	8006320 <memcpy+0xc>
 800631e:	4770      	bx	lr
 8006320:	b510      	push	{r4, lr}
 8006322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006326:	f803 4f01 	strb.w	r4, [r3, #1]!
 800632a:	4291      	cmp	r1, r2
 800632c:	d1f9      	bne.n	8006322 <memcpy+0xe>
 800632e:	bd10      	pop	{r4, pc}

08006330 <_Balloc>:
 8006330:	b570      	push	{r4, r5, r6, lr}
 8006332:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006334:	4604      	mov	r4, r0
 8006336:	460d      	mov	r5, r1
 8006338:	b976      	cbnz	r6, 8006358 <_Balloc+0x28>
 800633a:	2010      	movs	r0, #16
 800633c:	f7ff ffd0 	bl	80062e0 <malloc>
 8006340:	4602      	mov	r2, r0
 8006342:	6260      	str	r0, [r4, #36]	; 0x24
 8006344:	b920      	cbnz	r0, 8006350 <_Balloc+0x20>
 8006346:	4b18      	ldr	r3, [pc, #96]	; (80063a8 <_Balloc+0x78>)
 8006348:	4818      	ldr	r0, [pc, #96]	; (80063ac <_Balloc+0x7c>)
 800634a:	2166      	movs	r1, #102	; 0x66
 800634c:	f001 fee2 	bl	8008114 <__assert_func>
 8006350:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006354:	6006      	str	r6, [r0, #0]
 8006356:	60c6      	str	r6, [r0, #12]
 8006358:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800635a:	68f3      	ldr	r3, [r6, #12]
 800635c:	b183      	cbz	r3, 8006380 <_Balloc+0x50>
 800635e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006366:	b9b8      	cbnz	r0, 8006398 <_Balloc+0x68>
 8006368:	2101      	movs	r1, #1
 800636a:	fa01 f605 	lsl.w	r6, r1, r5
 800636e:	1d72      	adds	r2, r6, #5
 8006370:	0092      	lsls	r2, r2, #2
 8006372:	4620      	mov	r0, r4
 8006374:	f000 fc9d 	bl	8006cb2 <_calloc_r>
 8006378:	b160      	cbz	r0, 8006394 <_Balloc+0x64>
 800637a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800637e:	e00e      	b.n	800639e <_Balloc+0x6e>
 8006380:	2221      	movs	r2, #33	; 0x21
 8006382:	2104      	movs	r1, #4
 8006384:	4620      	mov	r0, r4
 8006386:	f000 fc94 	bl	8006cb2 <_calloc_r>
 800638a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800638c:	60f0      	str	r0, [r6, #12]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1e4      	bne.n	800635e <_Balloc+0x2e>
 8006394:	2000      	movs	r0, #0
 8006396:	bd70      	pop	{r4, r5, r6, pc}
 8006398:	6802      	ldr	r2, [r0, #0]
 800639a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800639e:	2300      	movs	r3, #0
 80063a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063a4:	e7f7      	b.n	8006396 <_Balloc+0x66>
 80063a6:	bf00      	nop
 80063a8:	0800856e 	.word	0x0800856e
 80063ac:	080086d0 	.word	0x080086d0

080063b0 <_Bfree>:
 80063b0:	b570      	push	{r4, r5, r6, lr}
 80063b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80063b4:	4605      	mov	r5, r0
 80063b6:	460c      	mov	r4, r1
 80063b8:	b976      	cbnz	r6, 80063d8 <_Bfree+0x28>
 80063ba:	2010      	movs	r0, #16
 80063bc:	f7ff ff90 	bl	80062e0 <malloc>
 80063c0:	4602      	mov	r2, r0
 80063c2:	6268      	str	r0, [r5, #36]	; 0x24
 80063c4:	b920      	cbnz	r0, 80063d0 <_Bfree+0x20>
 80063c6:	4b09      	ldr	r3, [pc, #36]	; (80063ec <_Bfree+0x3c>)
 80063c8:	4809      	ldr	r0, [pc, #36]	; (80063f0 <_Bfree+0x40>)
 80063ca:	218a      	movs	r1, #138	; 0x8a
 80063cc:	f001 fea2 	bl	8008114 <__assert_func>
 80063d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063d4:	6006      	str	r6, [r0, #0]
 80063d6:	60c6      	str	r6, [r0, #12]
 80063d8:	b13c      	cbz	r4, 80063ea <_Bfree+0x3a>
 80063da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80063dc:	6862      	ldr	r2, [r4, #4]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063e4:	6021      	str	r1, [r4, #0]
 80063e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80063ea:	bd70      	pop	{r4, r5, r6, pc}
 80063ec:	0800856e 	.word	0x0800856e
 80063f0:	080086d0 	.word	0x080086d0

080063f4 <__multadd>:
 80063f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063f8:	690d      	ldr	r5, [r1, #16]
 80063fa:	4607      	mov	r7, r0
 80063fc:	460c      	mov	r4, r1
 80063fe:	461e      	mov	r6, r3
 8006400:	f101 0c14 	add.w	ip, r1, #20
 8006404:	2000      	movs	r0, #0
 8006406:	f8dc 3000 	ldr.w	r3, [ip]
 800640a:	b299      	uxth	r1, r3
 800640c:	fb02 6101 	mla	r1, r2, r1, r6
 8006410:	0c1e      	lsrs	r6, r3, #16
 8006412:	0c0b      	lsrs	r3, r1, #16
 8006414:	fb02 3306 	mla	r3, r2, r6, r3
 8006418:	b289      	uxth	r1, r1
 800641a:	3001      	adds	r0, #1
 800641c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006420:	4285      	cmp	r5, r0
 8006422:	f84c 1b04 	str.w	r1, [ip], #4
 8006426:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800642a:	dcec      	bgt.n	8006406 <__multadd+0x12>
 800642c:	b30e      	cbz	r6, 8006472 <__multadd+0x7e>
 800642e:	68a3      	ldr	r3, [r4, #8]
 8006430:	42ab      	cmp	r3, r5
 8006432:	dc19      	bgt.n	8006468 <__multadd+0x74>
 8006434:	6861      	ldr	r1, [r4, #4]
 8006436:	4638      	mov	r0, r7
 8006438:	3101      	adds	r1, #1
 800643a:	f7ff ff79 	bl	8006330 <_Balloc>
 800643e:	4680      	mov	r8, r0
 8006440:	b928      	cbnz	r0, 800644e <__multadd+0x5a>
 8006442:	4602      	mov	r2, r0
 8006444:	4b0c      	ldr	r3, [pc, #48]	; (8006478 <__multadd+0x84>)
 8006446:	480d      	ldr	r0, [pc, #52]	; (800647c <__multadd+0x88>)
 8006448:	21b5      	movs	r1, #181	; 0xb5
 800644a:	f001 fe63 	bl	8008114 <__assert_func>
 800644e:	6922      	ldr	r2, [r4, #16]
 8006450:	3202      	adds	r2, #2
 8006452:	f104 010c 	add.w	r1, r4, #12
 8006456:	0092      	lsls	r2, r2, #2
 8006458:	300c      	adds	r0, #12
 800645a:	f7ff ff5b 	bl	8006314 <memcpy>
 800645e:	4621      	mov	r1, r4
 8006460:	4638      	mov	r0, r7
 8006462:	f7ff ffa5 	bl	80063b0 <_Bfree>
 8006466:	4644      	mov	r4, r8
 8006468:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800646c:	3501      	adds	r5, #1
 800646e:	615e      	str	r6, [r3, #20]
 8006470:	6125      	str	r5, [r4, #16]
 8006472:	4620      	mov	r0, r4
 8006474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006478:	080085e0 	.word	0x080085e0
 800647c:	080086d0 	.word	0x080086d0

08006480 <__s2b>:
 8006480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006484:	460c      	mov	r4, r1
 8006486:	4615      	mov	r5, r2
 8006488:	461f      	mov	r7, r3
 800648a:	2209      	movs	r2, #9
 800648c:	3308      	adds	r3, #8
 800648e:	4606      	mov	r6, r0
 8006490:	fb93 f3f2 	sdiv	r3, r3, r2
 8006494:	2100      	movs	r1, #0
 8006496:	2201      	movs	r2, #1
 8006498:	429a      	cmp	r2, r3
 800649a:	db09      	blt.n	80064b0 <__s2b+0x30>
 800649c:	4630      	mov	r0, r6
 800649e:	f7ff ff47 	bl	8006330 <_Balloc>
 80064a2:	b940      	cbnz	r0, 80064b6 <__s2b+0x36>
 80064a4:	4602      	mov	r2, r0
 80064a6:	4b19      	ldr	r3, [pc, #100]	; (800650c <__s2b+0x8c>)
 80064a8:	4819      	ldr	r0, [pc, #100]	; (8006510 <__s2b+0x90>)
 80064aa:	21ce      	movs	r1, #206	; 0xce
 80064ac:	f001 fe32 	bl	8008114 <__assert_func>
 80064b0:	0052      	lsls	r2, r2, #1
 80064b2:	3101      	adds	r1, #1
 80064b4:	e7f0      	b.n	8006498 <__s2b+0x18>
 80064b6:	9b08      	ldr	r3, [sp, #32]
 80064b8:	6143      	str	r3, [r0, #20]
 80064ba:	2d09      	cmp	r5, #9
 80064bc:	f04f 0301 	mov.w	r3, #1
 80064c0:	6103      	str	r3, [r0, #16]
 80064c2:	dd16      	ble.n	80064f2 <__s2b+0x72>
 80064c4:	f104 0909 	add.w	r9, r4, #9
 80064c8:	46c8      	mov	r8, r9
 80064ca:	442c      	add	r4, r5
 80064cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80064d0:	4601      	mov	r1, r0
 80064d2:	3b30      	subs	r3, #48	; 0x30
 80064d4:	220a      	movs	r2, #10
 80064d6:	4630      	mov	r0, r6
 80064d8:	f7ff ff8c 	bl	80063f4 <__multadd>
 80064dc:	45a0      	cmp	r8, r4
 80064de:	d1f5      	bne.n	80064cc <__s2b+0x4c>
 80064e0:	f1a5 0408 	sub.w	r4, r5, #8
 80064e4:	444c      	add	r4, r9
 80064e6:	1b2d      	subs	r5, r5, r4
 80064e8:	1963      	adds	r3, r4, r5
 80064ea:	42bb      	cmp	r3, r7
 80064ec:	db04      	blt.n	80064f8 <__s2b+0x78>
 80064ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064f2:	340a      	adds	r4, #10
 80064f4:	2509      	movs	r5, #9
 80064f6:	e7f6      	b.n	80064e6 <__s2b+0x66>
 80064f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80064fc:	4601      	mov	r1, r0
 80064fe:	3b30      	subs	r3, #48	; 0x30
 8006500:	220a      	movs	r2, #10
 8006502:	4630      	mov	r0, r6
 8006504:	f7ff ff76 	bl	80063f4 <__multadd>
 8006508:	e7ee      	b.n	80064e8 <__s2b+0x68>
 800650a:	bf00      	nop
 800650c:	080085e0 	.word	0x080085e0
 8006510:	080086d0 	.word	0x080086d0

08006514 <__hi0bits>:
 8006514:	0c03      	lsrs	r3, r0, #16
 8006516:	041b      	lsls	r3, r3, #16
 8006518:	b9d3      	cbnz	r3, 8006550 <__hi0bits+0x3c>
 800651a:	0400      	lsls	r0, r0, #16
 800651c:	2310      	movs	r3, #16
 800651e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006522:	bf04      	itt	eq
 8006524:	0200      	lsleq	r0, r0, #8
 8006526:	3308      	addeq	r3, #8
 8006528:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800652c:	bf04      	itt	eq
 800652e:	0100      	lsleq	r0, r0, #4
 8006530:	3304      	addeq	r3, #4
 8006532:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006536:	bf04      	itt	eq
 8006538:	0080      	lsleq	r0, r0, #2
 800653a:	3302      	addeq	r3, #2
 800653c:	2800      	cmp	r0, #0
 800653e:	db05      	blt.n	800654c <__hi0bits+0x38>
 8006540:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006544:	f103 0301 	add.w	r3, r3, #1
 8006548:	bf08      	it	eq
 800654a:	2320      	moveq	r3, #32
 800654c:	4618      	mov	r0, r3
 800654e:	4770      	bx	lr
 8006550:	2300      	movs	r3, #0
 8006552:	e7e4      	b.n	800651e <__hi0bits+0xa>

08006554 <__lo0bits>:
 8006554:	6803      	ldr	r3, [r0, #0]
 8006556:	f013 0207 	ands.w	r2, r3, #7
 800655a:	4601      	mov	r1, r0
 800655c:	d00b      	beq.n	8006576 <__lo0bits+0x22>
 800655e:	07da      	lsls	r2, r3, #31
 8006560:	d423      	bmi.n	80065aa <__lo0bits+0x56>
 8006562:	0798      	lsls	r0, r3, #30
 8006564:	bf49      	itett	mi
 8006566:	085b      	lsrmi	r3, r3, #1
 8006568:	089b      	lsrpl	r3, r3, #2
 800656a:	2001      	movmi	r0, #1
 800656c:	600b      	strmi	r3, [r1, #0]
 800656e:	bf5c      	itt	pl
 8006570:	600b      	strpl	r3, [r1, #0]
 8006572:	2002      	movpl	r0, #2
 8006574:	4770      	bx	lr
 8006576:	b298      	uxth	r0, r3
 8006578:	b9a8      	cbnz	r0, 80065a6 <__lo0bits+0x52>
 800657a:	0c1b      	lsrs	r3, r3, #16
 800657c:	2010      	movs	r0, #16
 800657e:	b2da      	uxtb	r2, r3
 8006580:	b90a      	cbnz	r2, 8006586 <__lo0bits+0x32>
 8006582:	3008      	adds	r0, #8
 8006584:	0a1b      	lsrs	r3, r3, #8
 8006586:	071a      	lsls	r2, r3, #28
 8006588:	bf04      	itt	eq
 800658a:	091b      	lsreq	r3, r3, #4
 800658c:	3004      	addeq	r0, #4
 800658e:	079a      	lsls	r2, r3, #30
 8006590:	bf04      	itt	eq
 8006592:	089b      	lsreq	r3, r3, #2
 8006594:	3002      	addeq	r0, #2
 8006596:	07da      	lsls	r2, r3, #31
 8006598:	d403      	bmi.n	80065a2 <__lo0bits+0x4e>
 800659a:	085b      	lsrs	r3, r3, #1
 800659c:	f100 0001 	add.w	r0, r0, #1
 80065a0:	d005      	beq.n	80065ae <__lo0bits+0x5a>
 80065a2:	600b      	str	r3, [r1, #0]
 80065a4:	4770      	bx	lr
 80065a6:	4610      	mov	r0, r2
 80065a8:	e7e9      	b.n	800657e <__lo0bits+0x2a>
 80065aa:	2000      	movs	r0, #0
 80065ac:	4770      	bx	lr
 80065ae:	2020      	movs	r0, #32
 80065b0:	4770      	bx	lr
	...

080065b4 <__i2b>:
 80065b4:	b510      	push	{r4, lr}
 80065b6:	460c      	mov	r4, r1
 80065b8:	2101      	movs	r1, #1
 80065ba:	f7ff feb9 	bl	8006330 <_Balloc>
 80065be:	4602      	mov	r2, r0
 80065c0:	b928      	cbnz	r0, 80065ce <__i2b+0x1a>
 80065c2:	4b05      	ldr	r3, [pc, #20]	; (80065d8 <__i2b+0x24>)
 80065c4:	4805      	ldr	r0, [pc, #20]	; (80065dc <__i2b+0x28>)
 80065c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80065ca:	f001 fda3 	bl	8008114 <__assert_func>
 80065ce:	2301      	movs	r3, #1
 80065d0:	6144      	str	r4, [r0, #20]
 80065d2:	6103      	str	r3, [r0, #16]
 80065d4:	bd10      	pop	{r4, pc}
 80065d6:	bf00      	nop
 80065d8:	080085e0 	.word	0x080085e0
 80065dc:	080086d0 	.word	0x080086d0

080065e0 <__multiply>:
 80065e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e4:	4691      	mov	r9, r2
 80065e6:	690a      	ldr	r2, [r1, #16]
 80065e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	bfb8      	it	lt
 80065f0:	460b      	movlt	r3, r1
 80065f2:	460c      	mov	r4, r1
 80065f4:	bfbc      	itt	lt
 80065f6:	464c      	movlt	r4, r9
 80065f8:	4699      	movlt	r9, r3
 80065fa:	6927      	ldr	r7, [r4, #16]
 80065fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006600:	68a3      	ldr	r3, [r4, #8]
 8006602:	6861      	ldr	r1, [r4, #4]
 8006604:	eb07 060a 	add.w	r6, r7, sl
 8006608:	42b3      	cmp	r3, r6
 800660a:	b085      	sub	sp, #20
 800660c:	bfb8      	it	lt
 800660e:	3101      	addlt	r1, #1
 8006610:	f7ff fe8e 	bl	8006330 <_Balloc>
 8006614:	b930      	cbnz	r0, 8006624 <__multiply+0x44>
 8006616:	4602      	mov	r2, r0
 8006618:	4b44      	ldr	r3, [pc, #272]	; (800672c <__multiply+0x14c>)
 800661a:	4845      	ldr	r0, [pc, #276]	; (8006730 <__multiply+0x150>)
 800661c:	f240 115d 	movw	r1, #349	; 0x15d
 8006620:	f001 fd78 	bl	8008114 <__assert_func>
 8006624:	f100 0514 	add.w	r5, r0, #20
 8006628:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800662c:	462b      	mov	r3, r5
 800662e:	2200      	movs	r2, #0
 8006630:	4543      	cmp	r3, r8
 8006632:	d321      	bcc.n	8006678 <__multiply+0x98>
 8006634:	f104 0314 	add.w	r3, r4, #20
 8006638:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800663c:	f109 0314 	add.w	r3, r9, #20
 8006640:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006644:	9202      	str	r2, [sp, #8]
 8006646:	1b3a      	subs	r2, r7, r4
 8006648:	3a15      	subs	r2, #21
 800664a:	f022 0203 	bic.w	r2, r2, #3
 800664e:	3204      	adds	r2, #4
 8006650:	f104 0115 	add.w	r1, r4, #21
 8006654:	428f      	cmp	r7, r1
 8006656:	bf38      	it	cc
 8006658:	2204      	movcc	r2, #4
 800665a:	9201      	str	r2, [sp, #4]
 800665c:	9a02      	ldr	r2, [sp, #8]
 800665e:	9303      	str	r3, [sp, #12]
 8006660:	429a      	cmp	r2, r3
 8006662:	d80c      	bhi.n	800667e <__multiply+0x9e>
 8006664:	2e00      	cmp	r6, #0
 8006666:	dd03      	ble.n	8006670 <__multiply+0x90>
 8006668:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800666c:	2b00      	cmp	r3, #0
 800666e:	d05a      	beq.n	8006726 <__multiply+0x146>
 8006670:	6106      	str	r6, [r0, #16]
 8006672:	b005      	add	sp, #20
 8006674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006678:	f843 2b04 	str.w	r2, [r3], #4
 800667c:	e7d8      	b.n	8006630 <__multiply+0x50>
 800667e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006682:	f1ba 0f00 	cmp.w	sl, #0
 8006686:	d024      	beq.n	80066d2 <__multiply+0xf2>
 8006688:	f104 0e14 	add.w	lr, r4, #20
 800668c:	46a9      	mov	r9, r5
 800668e:	f04f 0c00 	mov.w	ip, #0
 8006692:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006696:	f8d9 1000 	ldr.w	r1, [r9]
 800669a:	fa1f fb82 	uxth.w	fp, r2
 800669e:	b289      	uxth	r1, r1
 80066a0:	fb0a 110b 	mla	r1, sl, fp, r1
 80066a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80066a8:	f8d9 2000 	ldr.w	r2, [r9]
 80066ac:	4461      	add	r1, ip
 80066ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066b2:	fb0a c20b 	mla	r2, sl, fp, ip
 80066b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80066ba:	b289      	uxth	r1, r1
 80066bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80066c0:	4577      	cmp	r7, lr
 80066c2:	f849 1b04 	str.w	r1, [r9], #4
 80066c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066ca:	d8e2      	bhi.n	8006692 <__multiply+0xb2>
 80066cc:	9a01      	ldr	r2, [sp, #4]
 80066ce:	f845 c002 	str.w	ip, [r5, r2]
 80066d2:	9a03      	ldr	r2, [sp, #12]
 80066d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80066d8:	3304      	adds	r3, #4
 80066da:	f1b9 0f00 	cmp.w	r9, #0
 80066de:	d020      	beq.n	8006722 <__multiply+0x142>
 80066e0:	6829      	ldr	r1, [r5, #0]
 80066e2:	f104 0c14 	add.w	ip, r4, #20
 80066e6:	46ae      	mov	lr, r5
 80066e8:	f04f 0a00 	mov.w	sl, #0
 80066ec:	f8bc b000 	ldrh.w	fp, [ip]
 80066f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80066f4:	fb09 220b 	mla	r2, r9, fp, r2
 80066f8:	4492      	add	sl, r2
 80066fa:	b289      	uxth	r1, r1
 80066fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006700:	f84e 1b04 	str.w	r1, [lr], #4
 8006704:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006708:	f8be 1000 	ldrh.w	r1, [lr]
 800670c:	0c12      	lsrs	r2, r2, #16
 800670e:	fb09 1102 	mla	r1, r9, r2, r1
 8006712:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006716:	4567      	cmp	r7, ip
 8006718:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800671c:	d8e6      	bhi.n	80066ec <__multiply+0x10c>
 800671e:	9a01      	ldr	r2, [sp, #4]
 8006720:	50a9      	str	r1, [r5, r2]
 8006722:	3504      	adds	r5, #4
 8006724:	e79a      	b.n	800665c <__multiply+0x7c>
 8006726:	3e01      	subs	r6, #1
 8006728:	e79c      	b.n	8006664 <__multiply+0x84>
 800672a:	bf00      	nop
 800672c:	080085e0 	.word	0x080085e0
 8006730:	080086d0 	.word	0x080086d0

08006734 <__pow5mult>:
 8006734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006738:	4615      	mov	r5, r2
 800673a:	f012 0203 	ands.w	r2, r2, #3
 800673e:	4606      	mov	r6, r0
 8006740:	460f      	mov	r7, r1
 8006742:	d007      	beq.n	8006754 <__pow5mult+0x20>
 8006744:	4c25      	ldr	r4, [pc, #148]	; (80067dc <__pow5mult+0xa8>)
 8006746:	3a01      	subs	r2, #1
 8006748:	2300      	movs	r3, #0
 800674a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800674e:	f7ff fe51 	bl	80063f4 <__multadd>
 8006752:	4607      	mov	r7, r0
 8006754:	10ad      	asrs	r5, r5, #2
 8006756:	d03d      	beq.n	80067d4 <__pow5mult+0xa0>
 8006758:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800675a:	b97c      	cbnz	r4, 800677c <__pow5mult+0x48>
 800675c:	2010      	movs	r0, #16
 800675e:	f7ff fdbf 	bl	80062e0 <malloc>
 8006762:	4602      	mov	r2, r0
 8006764:	6270      	str	r0, [r6, #36]	; 0x24
 8006766:	b928      	cbnz	r0, 8006774 <__pow5mult+0x40>
 8006768:	4b1d      	ldr	r3, [pc, #116]	; (80067e0 <__pow5mult+0xac>)
 800676a:	481e      	ldr	r0, [pc, #120]	; (80067e4 <__pow5mult+0xb0>)
 800676c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006770:	f001 fcd0 	bl	8008114 <__assert_func>
 8006774:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006778:	6004      	str	r4, [r0, #0]
 800677a:	60c4      	str	r4, [r0, #12]
 800677c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006780:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006784:	b94c      	cbnz	r4, 800679a <__pow5mult+0x66>
 8006786:	f240 2171 	movw	r1, #625	; 0x271
 800678a:	4630      	mov	r0, r6
 800678c:	f7ff ff12 	bl	80065b4 <__i2b>
 8006790:	2300      	movs	r3, #0
 8006792:	f8c8 0008 	str.w	r0, [r8, #8]
 8006796:	4604      	mov	r4, r0
 8006798:	6003      	str	r3, [r0, #0]
 800679a:	f04f 0900 	mov.w	r9, #0
 800679e:	07eb      	lsls	r3, r5, #31
 80067a0:	d50a      	bpl.n	80067b8 <__pow5mult+0x84>
 80067a2:	4639      	mov	r1, r7
 80067a4:	4622      	mov	r2, r4
 80067a6:	4630      	mov	r0, r6
 80067a8:	f7ff ff1a 	bl	80065e0 <__multiply>
 80067ac:	4639      	mov	r1, r7
 80067ae:	4680      	mov	r8, r0
 80067b0:	4630      	mov	r0, r6
 80067b2:	f7ff fdfd 	bl	80063b0 <_Bfree>
 80067b6:	4647      	mov	r7, r8
 80067b8:	106d      	asrs	r5, r5, #1
 80067ba:	d00b      	beq.n	80067d4 <__pow5mult+0xa0>
 80067bc:	6820      	ldr	r0, [r4, #0]
 80067be:	b938      	cbnz	r0, 80067d0 <__pow5mult+0x9c>
 80067c0:	4622      	mov	r2, r4
 80067c2:	4621      	mov	r1, r4
 80067c4:	4630      	mov	r0, r6
 80067c6:	f7ff ff0b 	bl	80065e0 <__multiply>
 80067ca:	6020      	str	r0, [r4, #0]
 80067cc:	f8c0 9000 	str.w	r9, [r0]
 80067d0:	4604      	mov	r4, r0
 80067d2:	e7e4      	b.n	800679e <__pow5mult+0x6a>
 80067d4:	4638      	mov	r0, r7
 80067d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067da:	bf00      	nop
 80067dc:	08008820 	.word	0x08008820
 80067e0:	0800856e 	.word	0x0800856e
 80067e4:	080086d0 	.word	0x080086d0

080067e8 <__lshift>:
 80067e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ec:	460c      	mov	r4, r1
 80067ee:	6849      	ldr	r1, [r1, #4]
 80067f0:	6923      	ldr	r3, [r4, #16]
 80067f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067f6:	68a3      	ldr	r3, [r4, #8]
 80067f8:	4607      	mov	r7, r0
 80067fa:	4691      	mov	r9, r2
 80067fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006800:	f108 0601 	add.w	r6, r8, #1
 8006804:	42b3      	cmp	r3, r6
 8006806:	db0b      	blt.n	8006820 <__lshift+0x38>
 8006808:	4638      	mov	r0, r7
 800680a:	f7ff fd91 	bl	8006330 <_Balloc>
 800680e:	4605      	mov	r5, r0
 8006810:	b948      	cbnz	r0, 8006826 <__lshift+0x3e>
 8006812:	4602      	mov	r2, r0
 8006814:	4b2a      	ldr	r3, [pc, #168]	; (80068c0 <__lshift+0xd8>)
 8006816:	482b      	ldr	r0, [pc, #172]	; (80068c4 <__lshift+0xdc>)
 8006818:	f240 11d9 	movw	r1, #473	; 0x1d9
 800681c:	f001 fc7a 	bl	8008114 <__assert_func>
 8006820:	3101      	adds	r1, #1
 8006822:	005b      	lsls	r3, r3, #1
 8006824:	e7ee      	b.n	8006804 <__lshift+0x1c>
 8006826:	2300      	movs	r3, #0
 8006828:	f100 0114 	add.w	r1, r0, #20
 800682c:	f100 0210 	add.w	r2, r0, #16
 8006830:	4618      	mov	r0, r3
 8006832:	4553      	cmp	r3, sl
 8006834:	db37      	blt.n	80068a6 <__lshift+0xbe>
 8006836:	6920      	ldr	r0, [r4, #16]
 8006838:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800683c:	f104 0314 	add.w	r3, r4, #20
 8006840:	f019 091f 	ands.w	r9, r9, #31
 8006844:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006848:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800684c:	d02f      	beq.n	80068ae <__lshift+0xc6>
 800684e:	f1c9 0e20 	rsb	lr, r9, #32
 8006852:	468a      	mov	sl, r1
 8006854:	f04f 0c00 	mov.w	ip, #0
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	fa02 f209 	lsl.w	r2, r2, r9
 800685e:	ea42 020c 	orr.w	r2, r2, ip
 8006862:	f84a 2b04 	str.w	r2, [sl], #4
 8006866:	f853 2b04 	ldr.w	r2, [r3], #4
 800686a:	4298      	cmp	r0, r3
 800686c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006870:	d8f2      	bhi.n	8006858 <__lshift+0x70>
 8006872:	1b03      	subs	r3, r0, r4
 8006874:	3b15      	subs	r3, #21
 8006876:	f023 0303 	bic.w	r3, r3, #3
 800687a:	3304      	adds	r3, #4
 800687c:	f104 0215 	add.w	r2, r4, #21
 8006880:	4290      	cmp	r0, r2
 8006882:	bf38      	it	cc
 8006884:	2304      	movcc	r3, #4
 8006886:	f841 c003 	str.w	ip, [r1, r3]
 800688a:	f1bc 0f00 	cmp.w	ip, #0
 800688e:	d001      	beq.n	8006894 <__lshift+0xac>
 8006890:	f108 0602 	add.w	r6, r8, #2
 8006894:	3e01      	subs	r6, #1
 8006896:	4638      	mov	r0, r7
 8006898:	612e      	str	r6, [r5, #16]
 800689a:	4621      	mov	r1, r4
 800689c:	f7ff fd88 	bl	80063b0 <_Bfree>
 80068a0:	4628      	mov	r0, r5
 80068a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80068aa:	3301      	adds	r3, #1
 80068ac:	e7c1      	b.n	8006832 <__lshift+0x4a>
 80068ae:	3904      	subs	r1, #4
 80068b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80068b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80068b8:	4298      	cmp	r0, r3
 80068ba:	d8f9      	bhi.n	80068b0 <__lshift+0xc8>
 80068bc:	e7ea      	b.n	8006894 <__lshift+0xac>
 80068be:	bf00      	nop
 80068c0:	080085e0 	.word	0x080085e0
 80068c4:	080086d0 	.word	0x080086d0

080068c8 <__mcmp>:
 80068c8:	b530      	push	{r4, r5, lr}
 80068ca:	6902      	ldr	r2, [r0, #16]
 80068cc:	690c      	ldr	r4, [r1, #16]
 80068ce:	1b12      	subs	r2, r2, r4
 80068d0:	d10e      	bne.n	80068f0 <__mcmp+0x28>
 80068d2:	f100 0314 	add.w	r3, r0, #20
 80068d6:	3114      	adds	r1, #20
 80068d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80068dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80068e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80068e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80068e8:	42a5      	cmp	r5, r4
 80068ea:	d003      	beq.n	80068f4 <__mcmp+0x2c>
 80068ec:	d305      	bcc.n	80068fa <__mcmp+0x32>
 80068ee:	2201      	movs	r2, #1
 80068f0:	4610      	mov	r0, r2
 80068f2:	bd30      	pop	{r4, r5, pc}
 80068f4:	4283      	cmp	r3, r0
 80068f6:	d3f3      	bcc.n	80068e0 <__mcmp+0x18>
 80068f8:	e7fa      	b.n	80068f0 <__mcmp+0x28>
 80068fa:	f04f 32ff 	mov.w	r2, #4294967295
 80068fe:	e7f7      	b.n	80068f0 <__mcmp+0x28>

08006900 <__mdiff>:
 8006900:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	460c      	mov	r4, r1
 8006906:	4606      	mov	r6, r0
 8006908:	4611      	mov	r1, r2
 800690a:	4620      	mov	r0, r4
 800690c:	4690      	mov	r8, r2
 800690e:	f7ff ffdb 	bl	80068c8 <__mcmp>
 8006912:	1e05      	subs	r5, r0, #0
 8006914:	d110      	bne.n	8006938 <__mdiff+0x38>
 8006916:	4629      	mov	r1, r5
 8006918:	4630      	mov	r0, r6
 800691a:	f7ff fd09 	bl	8006330 <_Balloc>
 800691e:	b930      	cbnz	r0, 800692e <__mdiff+0x2e>
 8006920:	4b3a      	ldr	r3, [pc, #232]	; (8006a0c <__mdiff+0x10c>)
 8006922:	4602      	mov	r2, r0
 8006924:	f240 2132 	movw	r1, #562	; 0x232
 8006928:	4839      	ldr	r0, [pc, #228]	; (8006a10 <__mdiff+0x110>)
 800692a:	f001 fbf3 	bl	8008114 <__assert_func>
 800692e:	2301      	movs	r3, #1
 8006930:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006934:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006938:	bfa4      	itt	ge
 800693a:	4643      	movge	r3, r8
 800693c:	46a0      	movge	r8, r4
 800693e:	4630      	mov	r0, r6
 8006940:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006944:	bfa6      	itte	ge
 8006946:	461c      	movge	r4, r3
 8006948:	2500      	movge	r5, #0
 800694a:	2501      	movlt	r5, #1
 800694c:	f7ff fcf0 	bl	8006330 <_Balloc>
 8006950:	b920      	cbnz	r0, 800695c <__mdiff+0x5c>
 8006952:	4b2e      	ldr	r3, [pc, #184]	; (8006a0c <__mdiff+0x10c>)
 8006954:	4602      	mov	r2, r0
 8006956:	f44f 7110 	mov.w	r1, #576	; 0x240
 800695a:	e7e5      	b.n	8006928 <__mdiff+0x28>
 800695c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006960:	6926      	ldr	r6, [r4, #16]
 8006962:	60c5      	str	r5, [r0, #12]
 8006964:	f104 0914 	add.w	r9, r4, #20
 8006968:	f108 0514 	add.w	r5, r8, #20
 800696c:	f100 0e14 	add.w	lr, r0, #20
 8006970:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006974:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006978:	f108 0210 	add.w	r2, r8, #16
 800697c:	46f2      	mov	sl, lr
 800697e:	2100      	movs	r1, #0
 8006980:	f859 3b04 	ldr.w	r3, [r9], #4
 8006984:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006988:	fa1f f883 	uxth.w	r8, r3
 800698c:	fa11 f18b 	uxtah	r1, r1, fp
 8006990:	0c1b      	lsrs	r3, r3, #16
 8006992:	eba1 0808 	sub.w	r8, r1, r8
 8006996:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800699a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800699e:	fa1f f888 	uxth.w	r8, r8
 80069a2:	1419      	asrs	r1, r3, #16
 80069a4:	454e      	cmp	r6, r9
 80069a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80069aa:	f84a 3b04 	str.w	r3, [sl], #4
 80069ae:	d8e7      	bhi.n	8006980 <__mdiff+0x80>
 80069b0:	1b33      	subs	r3, r6, r4
 80069b2:	3b15      	subs	r3, #21
 80069b4:	f023 0303 	bic.w	r3, r3, #3
 80069b8:	3304      	adds	r3, #4
 80069ba:	3415      	adds	r4, #21
 80069bc:	42a6      	cmp	r6, r4
 80069be:	bf38      	it	cc
 80069c0:	2304      	movcc	r3, #4
 80069c2:	441d      	add	r5, r3
 80069c4:	4473      	add	r3, lr
 80069c6:	469e      	mov	lr, r3
 80069c8:	462e      	mov	r6, r5
 80069ca:	4566      	cmp	r6, ip
 80069cc:	d30e      	bcc.n	80069ec <__mdiff+0xec>
 80069ce:	f10c 0203 	add.w	r2, ip, #3
 80069d2:	1b52      	subs	r2, r2, r5
 80069d4:	f022 0203 	bic.w	r2, r2, #3
 80069d8:	3d03      	subs	r5, #3
 80069da:	45ac      	cmp	ip, r5
 80069dc:	bf38      	it	cc
 80069de:	2200      	movcc	r2, #0
 80069e0:	441a      	add	r2, r3
 80069e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80069e6:	b17b      	cbz	r3, 8006a08 <__mdiff+0x108>
 80069e8:	6107      	str	r7, [r0, #16]
 80069ea:	e7a3      	b.n	8006934 <__mdiff+0x34>
 80069ec:	f856 8b04 	ldr.w	r8, [r6], #4
 80069f0:	fa11 f288 	uxtah	r2, r1, r8
 80069f4:	1414      	asrs	r4, r2, #16
 80069f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80069fa:	b292      	uxth	r2, r2
 80069fc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006a00:	f84e 2b04 	str.w	r2, [lr], #4
 8006a04:	1421      	asrs	r1, r4, #16
 8006a06:	e7e0      	b.n	80069ca <__mdiff+0xca>
 8006a08:	3f01      	subs	r7, #1
 8006a0a:	e7ea      	b.n	80069e2 <__mdiff+0xe2>
 8006a0c:	080085e0 	.word	0x080085e0
 8006a10:	080086d0 	.word	0x080086d0

08006a14 <__ulp>:
 8006a14:	b082      	sub	sp, #8
 8006a16:	ed8d 0b00 	vstr	d0, [sp]
 8006a1a:	9b01      	ldr	r3, [sp, #4]
 8006a1c:	4912      	ldr	r1, [pc, #72]	; (8006a68 <__ulp+0x54>)
 8006a1e:	4019      	ands	r1, r3
 8006a20:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8006a24:	2900      	cmp	r1, #0
 8006a26:	dd05      	ble.n	8006a34 <__ulp+0x20>
 8006a28:	2200      	movs	r2, #0
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	ec43 2b10 	vmov	d0, r2, r3
 8006a30:	b002      	add	sp, #8
 8006a32:	4770      	bx	lr
 8006a34:	4249      	negs	r1, r1
 8006a36:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8006a3a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8006a3e:	f04f 0200 	mov.w	r2, #0
 8006a42:	f04f 0300 	mov.w	r3, #0
 8006a46:	da04      	bge.n	8006a52 <__ulp+0x3e>
 8006a48:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006a4c:	fa41 f300 	asr.w	r3, r1, r0
 8006a50:	e7ec      	b.n	8006a2c <__ulp+0x18>
 8006a52:	f1a0 0114 	sub.w	r1, r0, #20
 8006a56:	291e      	cmp	r1, #30
 8006a58:	bfda      	itte	le
 8006a5a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8006a5e:	fa20 f101 	lsrle.w	r1, r0, r1
 8006a62:	2101      	movgt	r1, #1
 8006a64:	460a      	mov	r2, r1
 8006a66:	e7e1      	b.n	8006a2c <__ulp+0x18>
 8006a68:	7ff00000 	.word	0x7ff00000

08006a6c <__b2d>:
 8006a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6e:	6905      	ldr	r5, [r0, #16]
 8006a70:	f100 0714 	add.w	r7, r0, #20
 8006a74:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006a78:	1f2e      	subs	r6, r5, #4
 8006a7a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f7ff fd48 	bl	8006514 <__hi0bits>
 8006a84:	f1c0 0320 	rsb	r3, r0, #32
 8006a88:	280a      	cmp	r0, #10
 8006a8a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8006b08 <__b2d+0x9c>
 8006a8e:	600b      	str	r3, [r1, #0]
 8006a90:	dc14      	bgt.n	8006abc <__b2d+0x50>
 8006a92:	f1c0 0e0b 	rsb	lr, r0, #11
 8006a96:	fa24 f10e 	lsr.w	r1, r4, lr
 8006a9a:	42b7      	cmp	r7, r6
 8006a9c:	ea41 030c 	orr.w	r3, r1, ip
 8006aa0:	bf34      	ite	cc
 8006aa2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006aa6:	2100      	movcs	r1, #0
 8006aa8:	3015      	adds	r0, #21
 8006aaa:	fa04 f000 	lsl.w	r0, r4, r0
 8006aae:	fa21 f10e 	lsr.w	r1, r1, lr
 8006ab2:	ea40 0201 	orr.w	r2, r0, r1
 8006ab6:	ec43 2b10 	vmov	d0, r2, r3
 8006aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006abc:	42b7      	cmp	r7, r6
 8006abe:	bf3a      	itte	cc
 8006ac0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006ac4:	f1a5 0608 	subcc.w	r6, r5, #8
 8006ac8:	2100      	movcs	r1, #0
 8006aca:	380b      	subs	r0, #11
 8006acc:	d017      	beq.n	8006afe <__b2d+0x92>
 8006ace:	f1c0 0c20 	rsb	ip, r0, #32
 8006ad2:	fa04 f500 	lsl.w	r5, r4, r0
 8006ad6:	42be      	cmp	r6, r7
 8006ad8:	fa21 f40c 	lsr.w	r4, r1, ip
 8006adc:	ea45 0504 	orr.w	r5, r5, r4
 8006ae0:	bf8c      	ite	hi
 8006ae2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006ae6:	2400      	movls	r4, #0
 8006ae8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8006aec:	fa01 f000 	lsl.w	r0, r1, r0
 8006af0:	fa24 f40c 	lsr.w	r4, r4, ip
 8006af4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006af8:	ea40 0204 	orr.w	r2, r0, r4
 8006afc:	e7db      	b.n	8006ab6 <__b2d+0x4a>
 8006afe:	ea44 030c 	orr.w	r3, r4, ip
 8006b02:	460a      	mov	r2, r1
 8006b04:	e7d7      	b.n	8006ab6 <__b2d+0x4a>
 8006b06:	bf00      	nop
 8006b08:	3ff00000 	.word	0x3ff00000

08006b0c <__d2b>:
 8006b0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b10:	4689      	mov	r9, r1
 8006b12:	2101      	movs	r1, #1
 8006b14:	ec57 6b10 	vmov	r6, r7, d0
 8006b18:	4690      	mov	r8, r2
 8006b1a:	f7ff fc09 	bl	8006330 <_Balloc>
 8006b1e:	4604      	mov	r4, r0
 8006b20:	b930      	cbnz	r0, 8006b30 <__d2b+0x24>
 8006b22:	4602      	mov	r2, r0
 8006b24:	4b25      	ldr	r3, [pc, #148]	; (8006bbc <__d2b+0xb0>)
 8006b26:	4826      	ldr	r0, [pc, #152]	; (8006bc0 <__d2b+0xb4>)
 8006b28:	f240 310a 	movw	r1, #778	; 0x30a
 8006b2c:	f001 faf2 	bl	8008114 <__assert_func>
 8006b30:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006b34:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b38:	bb35      	cbnz	r5, 8006b88 <__d2b+0x7c>
 8006b3a:	2e00      	cmp	r6, #0
 8006b3c:	9301      	str	r3, [sp, #4]
 8006b3e:	d028      	beq.n	8006b92 <__d2b+0x86>
 8006b40:	4668      	mov	r0, sp
 8006b42:	9600      	str	r6, [sp, #0]
 8006b44:	f7ff fd06 	bl	8006554 <__lo0bits>
 8006b48:	9900      	ldr	r1, [sp, #0]
 8006b4a:	b300      	cbz	r0, 8006b8e <__d2b+0x82>
 8006b4c:	9a01      	ldr	r2, [sp, #4]
 8006b4e:	f1c0 0320 	rsb	r3, r0, #32
 8006b52:	fa02 f303 	lsl.w	r3, r2, r3
 8006b56:	430b      	orrs	r3, r1
 8006b58:	40c2      	lsrs	r2, r0
 8006b5a:	6163      	str	r3, [r4, #20]
 8006b5c:	9201      	str	r2, [sp, #4]
 8006b5e:	9b01      	ldr	r3, [sp, #4]
 8006b60:	61a3      	str	r3, [r4, #24]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	bf14      	ite	ne
 8006b66:	2202      	movne	r2, #2
 8006b68:	2201      	moveq	r2, #1
 8006b6a:	6122      	str	r2, [r4, #16]
 8006b6c:	b1d5      	cbz	r5, 8006ba4 <__d2b+0x98>
 8006b6e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006b72:	4405      	add	r5, r0
 8006b74:	f8c9 5000 	str.w	r5, [r9]
 8006b78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b7c:	f8c8 0000 	str.w	r0, [r8]
 8006b80:	4620      	mov	r0, r4
 8006b82:	b003      	add	sp, #12
 8006b84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b8c:	e7d5      	b.n	8006b3a <__d2b+0x2e>
 8006b8e:	6161      	str	r1, [r4, #20]
 8006b90:	e7e5      	b.n	8006b5e <__d2b+0x52>
 8006b92:	a801      	add	r0, sp, #4
 8006b94:	f7ff fcde 	bl	8006554 <__lo0bits>
 8006b98:	9b01      	ldr	r3, [sp, #4]
 8006b9a:	6163      	str	r3, [r4, #20]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	6122      	str	r2, [r4, #16]
 8006ba0:	3020      	adds	r0, #32
 8006ba2:	e7e3      	b.n	8006b6c <__d2b+0x60>
 8006ba4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ba8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006bac:	f8c9 0000 	str.w	r0, [r9]
 8006bb0:	6918      	ldr	r0, [r3, #16]
 8006bb2:	f7ff fcaf 	bl	8006514 <__hi0bits>
 8006bb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bba:	e7df      	b.n	8006b7c <__d2b+0x70>
 8006bbc:	080085e0 	.word	0x080085e0
 8006bc0:	080086d0 	.word	0x080086d0

08006bc4 <__ratio>:
 8006bc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc8:	4688      	mov	r8, r1
 8006bca:	4669      	mov	r1, sp
 8006bcc:	4681      	mov	r9, r0
 8006bce:	f7ff ff4d 	bl	8006a6c <__b2d>
 8006bd2:	a901      	add	r1, sp, #4
 8006bd4:	4640      	mov	r0, r8
 8006bd6:	ec55 4b10 	vmov	r4, r5, d0
 8006bda:	f7ff ff47 	bl	8006a6c <__b2d>
 8006bde:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006be2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006be6:	eba3 0c02 	sub.w	ip, r3, r2
 8006bea:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006bee:	1a9b      	subs	r3, r3, r2
 8006bf0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006bf4:	ec51 0b10 	vmov	r0, r1, d0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	bfd6      	itet	le
 8006bfc:	460a      	movle	r2, r1
 8006bfe:	462a      	movgt	r2, r5
 8006c00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006c04:	468b      	mov	fp, r1
 8006c06:	462f      	mov	r7, r5
 8006c08:	bfd4      	ite	le
 8006c0a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006c0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006c12:	4620      	mov	r0, r4
 8006c14:	ee10 2a10 	vmov	r2, s0
 8006c18:	465b      	mov	r3, fp
 8006c1a:	4639      	mov	r1, r7
 8006c1c:	f7f9 fe16 	bl	800084c <__aeabi_ddiv>
 8006c20:	ec41 0b10 	vmov	d0, r0, r1
 8006c24:	b003      	add	sp, #12
 8006c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c2a <__copybits>:
 8006c2a:	3901      	subs	r1, #1
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	1149      	asrs	r1, r1, #5
 8006c30:	6914      	ldr	r4, [r2, #16]
 8006c32:	3101      	adds	r1, #1
 8006c34:	f102 0314 	add.w	r3, r2, #20
 8006c38:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006c3c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006c40:	1f05      	subs	r5, r0, #4
 8006c42:	42a3      	cmp	r3, r4
 8006c44:	d30c      	bcc.n	8006c60 <__copybits+0x36>
 8006c46:	1aa3      	subs	r3, r4, r2
 8006c48:	3b11      	subs	r3, #17
 8006c4a:	f023 0303 	bic.w	r3, r3, #3
 8006c4e:	3211      	adds	r2, #17
 8006c50:	42a2      	cmp	r2, r4
 8006c52:	bf88      	it	hi
 8006c54:	2300      	movhi	r3, #0
 8006c56:	4418      	add	r0, r3
 8006c58:	2300      	movs	r3, #0
 8006c5a:	4288      	cmp	r0, r1
 8006c5c:	d305      	bcc.n	8006c6a <__copybits+0x40>
 8006c5e:	bd70      	pop	{r4, r5, r6, pc}
 8006c60:	f853 6b04 	ldr.w	r6, [r3], #4
 8006c64:	f845 6f04 	str.w	r6, [r5, #4]!
 8006c68:	e7eb      	b.n	8006c42 <__copybits+0x18>
 8006c6a:	f840 3b04 	str.w	r3, [r0], #4
 8006c6e:	e7f4      	b.n	8006c5a <__copybits+0x30>

08006c70 <__any_on>:
 8006c70:	f100 0214 	add.w	r2, r0, #20
 8006c74:	6900      	ldr	r0, [r0, #16]
 8006c76:	114b      	asrs	r3, r1, #5
 8006c78:	4298      	cmp	r0, r3
 8006c7a:	b510      	push	{r4, lr}
 8006c7c:	db11      	blt.n	8006ca2 <__any_on+0x32>
 8006c7e:	dd0a      	ble.n	8006c96 <__any_on+0x26>
 8006c80:	f011 011f 	ands.w	r1, r1, #31
 8006c84:	d007      	beq.n	8006c96 <__any_on+0x26>
 8006c86:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006c8a:	fa24 f001 	lsr.w	r0, r4, r1
 8006c8e:	fa00 f101 	lsl.w	r1, r0, r1
 8006c92:	428c      	cmp	r4, r1
 8006c94:	d10b      	bne.n	8006cae <__any_on+0x3e>
 8006c96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d803      	bhi.n	8006ca6 <__any_on+0x36>
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	bd10      	pop	{r4, pc}
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	e7f7      	b.n	8006c96 <__any_on+0x26>
 8006ca6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006caa:	2900      	cmp	r1, #0
 8006cac:	d0f5      	beq.n	8006c9a <__any_on+0x2a>
 8006cae:	2001      	movs	r0, #1
 8006cb0:	e7f6      	b.n	8006ca0 <__any_on+0x30>

08006cb2 <_calloc_r>:
 8006cb2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cb4:	fba1 2402 	umull	r2, r4, r1, r2
 8006cb8:	b94c      	cbnz	r4, 8006cce <_calloc_r+0x1c>
 8006cba:	4611      	mov	r1, r2
 8006cbc:	9201      	str	r2, [sp, #4]
 8006cbe:	f000 f87b 	bl	8006db8 <_malloc_r>
 8006cc2:	9a01      	ldr	r2, [sp, #4]
 8006cc4:	4605      	mov	r5, r0
 8006cc6:	b930      	cbnz	r0, 8006cd6 <_calloc_r+0x24>
 8006cc8:	4628      	mov	r0, r5
 8006cca:	b003      	add	sp, #12
 8006ccc:	bd30      	pop	{r4, r5, pc}
 8006cce:	220c      	movs	r2, #12
 8006cd0:	6002      	str	r2, [r0, #0]
 8006cd2:	2500      	movs	r5, #0
 8006cd4:	e7f8      	b.n	8006cc8 <_calloc_r+0x16>
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	f7fc f87a 	bl	8002dd0 <memset>
 8006cdc:	e7f4      	b.n	8006cc8 <_calloc_r+0x16>
	...

08006ce0 <_free_r>:
 8006ce0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ce2:	2900      	cmp	r1, #0
 8006ce4:	d044      	beq.n	8006d70 <_free_r+0x90>
 8006ce6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cea:	9001      	str	r0, [sp, #4]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	f1a1 0404 	sub.w	r4, r1, #4
 8006cf2:	bfb8      	it	lt
 8006cf4:	18e4      	addlt	r4, r4, r3
 8006cf6:	f001 fa9b 	bl	8008230 <__malloc_lock>
 8006cfa:	4a1e      	ldr	r2, [pc, #120]	; (8006d74 <_free_r+0x94>)
 8006cfc:	9801      	ldr	r0, [sp, #4]
 8006cfe:	6813      	ldr	r3, [r2, #0]
 8006d00:	b933      	cbnz	r3, 8006d10 <_free_r+0x30>
 8006d02:	6063      	str	r3, [r4, #4]
 8006d04:	6014      	str	r4, [r2, #0]
 8006d06:	b003      	add	sp, #12
 8006d08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d0c:	f001 ba96 	b.w	800823c <__malloc_unlock>
 8006d10:	42a3      	cmp	r3, r4
 8006d12:	d908      	bls.n	8006d26 <_free_r+0x46>
 8006d14:	6825      	ldr	r5, [r4, #0]
 8006d16:	1961      	adds	r1, r4, r5
 8006d18:	428b      	cmp	r3, r1
 8006d1a:	bf01      	itttt	eq
 8006d1c:	6819      	ldreq	r1, [r3, #0]
 8006d1e:	685b      	ldreq	r3, [r3, #4]
 8006d20:	1949      	addeq	r1, r1, r5
 8006d22:	6021      	streq	r1, [r4, #0]
 8006d24:	e7ed      	b.n	8006d02 <_free_r+0x22>
 8006d26:	461a      	mov	r2, r3
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	b10b      	cbz	r3, 8006d30 <_free_r+0x50>
 8006d2c:	42a3      	cmp	r3, r4
 8006d2e:	d9fa      	bls.n	8006d26 <_free_r+0x46>
 8006d30:	6811      	ldr	r1, [r2, #0]
 8006d32:	1855      	adds	r5, r2, r1
 8006d34:	42a5      	cmp	r5, r4
 8006d36:	d10b      	bne.n	8006d50 <_free_r+0x70>
 8006d38:	6824      	ldr	r4, [r4, #0]
 8006d3a:	4421      	add	r1, r4
 8006d3c:	1854      	adds	r4, r2, r1
 8006d3e:	42a3      	cmp	r3, r4
 8006d40:	6011      	str	r1, [r2, #0]
 8006d42:	d1e0      	bne.n	8006d06 <_free_r+0x26>
 8006d44:	681c      	ldr	r4, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	6053      	str	r3, [r2, #4]
 8006d4a:	4421      	add	r1, r4
 8006d4c:	6011      	str	r1, [r2, #0]
 8006d4e:	e7da      	b.n	8006d06 <_free_r+0x26>
 8006d50:	d902      	bls.n	8006d58 <_free_r+0x78>
 8006d52:	230c      	movs	r3, #12
 8006d54:	6003      	str	r3, [r0, #0]
 8006d56:	e7d6      	b.n	8006d06 <_free_r+0x26>
 8006d58:	6825      	ldr	r5, [r4, #0]
 8006d5a:	1961      	adds	r1, r4, r5
 8006d5c:	428b      	cmp	r3, r1
 8006d5e:	bf04      	itt	eq
 8006d60:	6819      	ldreq	r1, [r3, #0]
 8006d62:	685b      	ldreq	r3, [r3, #4]
 8006d64:	6063      	str	r3, [r4, #4]
 8006d66:	bf04      	itt	eq
 8006d68:	1949      	addeq	r1, r1, r5
 8006d6a:	6021      	streq	r1, [r4, #0]
 8006d6c:	6054      	str	r4, [r2, #4]
 8006d6e:	e7ca      	b.n	8006d06 <_free_r+0x26>
 8006d70:	b003      	add	sp, #12
 8006d72:	bd30      	pop	{r4, r5, pc}
 8006d74:	2000024c 	.word	0x2000024c

08006d78 <sbrk_aligned>:
 8006d78:	b570      	push	{r4, r5, r6, lr}
 8006d7a:	4e0e      	ldr	r6, [pc, #56]	; (8006db4 <sbrk_aligned+0x3c>)
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	6831      	ldr	r1, [r6, #0]
 8006d80:	4605      	mov	r5, r0
 8006d82:	b911      	cbnz	r1, 8006d8a <sbrk_aligned+0x12>
 8006d84:	f000 ff00 	bl	8007b88 <_sbrk_r>
 8006d88:	6030      	str	r0, [r6, #0]
 8006d8a:	4621      	mov	r1, r4
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	f000 fefb 	bl	8007b88 <_sbrk_r>
 8006d92:	1c43      	adds	r3, r0, #1
 8006d94:	d00a      	beq.n	8006dac <sbrk_aligned+0x34>
 8006d96:	1cc4      	adds	r4, r0, #3
 8006d98:	f024 0403 	bic.w	r4, r4, #3
 8006d9c:	42a0      	cmp	r0, r4
 8006d9e:	d007      	beq.n	8006db0 <sbrk_aligned+0x38>
 8006da0:	1a21      	subs	r1, r4, r0
 8006da2:	4628      	mov	r0, r5
 8006da4:	f000 fef0 	bl	8007b88 <_sbrk_r>
 8006da8:	3001      	adds	r0, #1
 8006daa:	d101      	bne.n	8006db0 <sbrk_aligned+0x38>
 8006dac:	f04f 34ff 	mov.w	r4, #4294967295
 8006db0:	4620      	mov	r0, r4
 8006db2:	bd70      	pop	{r4, r5, r6, pc}
 8006db4:	20000250 	.word	0x20000250

08006db8 <_malloc_r>:
 8006db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dbc:	1ccd      	adds	r5, r1, #3
 8006dbe:	f025 0503 	bic.w	r5, r5, #3
 8006dc2:	3508      	adds	r5, #8
 8006dc4:	2d0c      	cmp	r5, #12
 8006dc6:	bf38      	it	cc
 8006dc8:	250c      	movcc	r5, #12
 8006dca:	2d00      	cmp	r5, #0
 8006dcc:	4607      	mov	r7, r0
 8006dce:	db01      	blt.n	8006dd4 <_malloc_r+0x1c>
 8006dd0:	42a9      	cmp	r1, r5
 8006dd2:	d905      	bls.n	8006de0 <_malloc_r+0x28>
 8006dd4:	230c      	movs	r3, #12
 8006dd6:	603b      	str	r3, [r7, #0]
 8006dd8:	2600      	movs	r6, #0
 8006dda:	4630      	mov	r0, r6
 8006ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de0:	4e2e      	ldr	r6, [pc, #184]	; (8006e9c <_malloc_r+0xe4>)
 8006de2:	f001 fa25 	bl	8008230 <__malloc_lock>
 8006de6:	6833      	ldr	r3, [r6, #0]
 8006de8:	461c      	mov	r4, r3
 8006dea:	bb34      	cbnz	r4, 8006e3a <_malloc_r+0x82>
 8006dec:	4629      	mov	r1, r5
 8006dee:	4638      	mov	r0, r7
 8006df0:	f7ff ffc2 	bl	8006d78 <sbrk_aligned>
 8006df4:	1c43      	adds	r3, r0, #1
 8006df6:	4604      	mov	r4, r0
 8006df8:	d14d      	bne.n	8006e96 <_malloc_r+0xde>
 8006dfa:	6834      	ldr	r4, [r6, #0]
 8006dfc:	4626      	mov	r6, r4
 8006dfe:	2e00      	cmp	r6, #0
 8006e00:	d140      	bne.n	8006e84 <_malloc_r+0xcc>
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	4631      	mov	r1, r6
 8006e06:	4638      	mov	r0, r7
 8006e08:	eb04 0803 	add.w	r8, r4, r3
 8006e0c:	f000 febc 	bl	8007b88 <_sbrk_r>
 8006e10:	4580      	cmp	r8, r0
 8006e12:	d13a      	bne.n	8006e8a <_malloc_r+0xd2>
 8006e14:	6821      	ldr	r1, [r4, #0]
 8006e16:	3503      	adds	r5, #3
 8006e18:	1a6d      	subs	r5, r5, r1
 8006e1a:	f025 0503 	bic.w	r5, r5, #3
 8006e1e:	3508      	adds	r5, #8
 8006e20:	2d0c      	cmp	r5, #12
 8006e22:	bf38      	it	cc
 8006e24:	250c      	movcc	r5, #12
 8006e26:	4629      	mov	r1, r5
 8006e28:	4638      	mov	r0, r7
 8006e2a:	f7ff ffa5 	bl	8006d78 <sbrk_aligned>
 8006e2e:	3001      	adds	r0, #1
 8006e30:	d02b      	beq.n	8006e8a <_malloc_r+0xd2>
 8006e32:	6823      	ldr	r3, [r4, #0]
 8006e34:	442b      	add	r3, r5
 8006e36:	6023      	str	r3, [r4, #0]
 8006e38:	e00e      	b.n	8006e58 <_malloc_r+0xa0>
 8006e3a:	6822      	ldr	r2, [r4, #0]
 8006e3c:	1b52      	subs	r2, r2, r5
 8006e3e:	d41e      	bmi.n	8006e7e <_malloc_r+0xc6>
 8006e40:	2a0b      	cmp	r2, #11
 8006e42:	d916      	bls.n	8006e72 <_malloc_r+0xba>
 8006e44:	1961      	adds	r1, r4, r5
 8006e46:	42a3      	cmp	r3, r4
 8006e48:	6025      	str	r5, [r4, #0]
 8006e4a:	bf18      	it	ne
 8006e4c:	6059      	strne	r1, [r3, #4]
 8006e4e:	6863      	ldr	r3, [r4, #4]
 8006e50:	bf08      	it	eq
 8006e52:	6031      	streq	r1, [r6, #0]
 8006e54:	5162      	str	r2, [r4, r5]
 8006e56:	604b      	str	r3, [r1, #4]
 8006e58:	4638      	mov	r0, r7
 8006e5a:	f104 060b 	add.w	r6, r4, #11
 8006e5e:	f001 f9ed 	bl	800823c <__malloc_unlock>
 8006e62:	f026 0607 	bic.w	r6, r6, #7
 8006e66:	1d23      	adds	r3, r4, #4
 8006e68:	1af2      	subs	r2, r6, r3
 8006e6a:	d0b6      	beq.n	8006dda <_malloc_r+0x22>
 8006e6c:	1b9b      	subs	r3, r3, r6
 8006e6e:	50a3      	str	r3, [r4, r2]
 8006e70:	e7b3      	b.n	8006dda <_malloc_r+0x22>
 8006e72:	6862      	ldr	r2, [r4, #4]
 8006e74:	42a3      	cmp	r3, r4
 8006e76:	bf0c      	ite	eq
 8006e78:	6032      	streq	r2, [r6, #0]
 8006e7a:	605a      	strne	r2, [r3, #4]
 8006e7c:	e7ec      	b.n	8006e58 <_malloc_r+0xa0>
 8006e7e:	4623      	mov	r3, r4
 8006e80:	6864      	ldr	r4, [r4, #4]
 8006e82:	e7b2      	b.n	8006dea <_malloc_r+0x32>
 8006e84:	4634      	mov	r4, r6
 8006e86:	6876      	ldr	r6, [r6, #4]
 8006e88:	e7b9      	b.n	8006dfe <_malloc_r+0x46>
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	603b      	str	r3, [r7, #0]
 8006e8e:	4638      	mov	r0, r7
 8006e90:	f001 f9d4 	bl	800823c <__malloc_unlock>
 8006e94:	e7a1      	b.n	8006dda <_malloc_r+0x22>
 8006e96:	6025      	str	r5, [r4, #0]
 8006e98:	e7de      	b.n	8006e58 <_malloc_r+0xa0>
 8006e9a:	bf00      	nop
 8006e9c:	2000024c 	.word	0x2000024c

08006ea0 <__ssputs_r>:
 8006ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea4:	688e      	ldr	r6, [r1, #8]
 8006ea6:	429e      	cmp	r6, r3
 8006ea8:	4682      	mov	sl, r0
 8006eaa:	460c      	mov	r4, r1
 8006eac:	4690      	mov	r8, r2
 8006eae:	461f      	mov	r7, r3
 8006eb0:	d838      	bhi.n	8006f24 <__ssputs_r+0x84>
 8006eb2:	898a      	ldrh	r2, [r1, #12]
 8006eb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006eb8:	d032      	beq.n	8006f20 <__ssputs_r+0x80>
 8006eba:	6825      	ldr	r5, [r4, #0]
 8006ebc:	6909      	ldr	r1, [r1, #16]
 8006ebe:	eba5 0901 	sub.w	r9, r5, r1
 8006ec2:	6965      	ldr	r5, [r4, #20]
 8006ec4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ec8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ecc:	3301      	adds	r3, #1
 8006ece:	444b      	add	r3, r9
 8006ed0:	106d      	asrs	r5, r5, #1
 8006ed2:	429d      	cmp	r5, r3
 8006ed4:	bf38      	it	cc
 8006ed6:	461d      	movcc	r5, r3
 8006ed8:	0553      	lsls	r3, r2, #21
 8006eda:	d531      	bpl.n	8006f40 <__ssputs_r+0xa0>
 8006edc:	4629      	mov	r1, r5
 8006ede:	f7ff ff6b 	bl	8006db8 <_malloc_r>
 8006ee2:	4606      	mov	r6, r0
 8006ee4:	b950      	cbnz	r0, 8006efc <__ssputs_r+0x5c>
 8006ee6:	230c      	movs	r3, #12
 8006ee8:	f8ca 3000 	str.w	r3, [sl]
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ef2:	81a3      	strh	r3, [r4, #12]
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006efc:	6921      	ldr	r1, [r4, #16]
 8006efe:	464a      	mov	r2, r9
 8006f00:	f7ff fa08 	bl	8006314 <memcpy>
 8006f04:	89a3      	ldrh	r3, [r4, #12]
 8006f06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f0e:	81a3      	strh	r3, [r4, #12]
 8006f10:	6126      	str	r6, [r4, #16]
 8006f12:	6165      	str	r5, [r4, #20]
 8006f14:	444e      	add	r6, r9
 8006f16:	eba5 0509 	sub.w	r5, r5, r9
 8006f1a:	6026      	str	r6, [r4, #0]
 8006f1c:	60a5      	str	r5, [r4, #8]
 8006f1e:	463e      	mov	r6, r7
 8006f20:	42be      	cmp	r6, r7
 8006f22:	d900      	bls.n	8006f26 <__ssputs_r+0x86>
 8006f24:	463e      	mov	r6, r7
 8006f26:	6820      	ldr	r0, [r4, #0]
 8006f28:	4632      	mov	r2, r6
 8006f2a:	4641      	mov	r1, r8
 8006f2c:	f001 f966 	bl	80081fc <memmove>
 8006f30:	68a3      	ldr	r3, [r4, #8]
 8006f32:	1b9b      	subs	r3, r3, r6
 8006f34:	60a3      	str	r3, [r4, #8]
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	4433      	add	r3, r6
 8006f3a:	6023      	str	r3, [r4, #0]
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	e7db      	b.n	8006ef8 <__ssputs_r+0x58>
 8006f40:	462a      	mov	r2, r5
 8006f42:	f001 f981 	bl	8008248 <_realloc_r>
 8006f46:	4606      	mov	r6, r0
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	d1e1      	bne.n	8006f10 <__ssputs_r+0x70>
 8006f4c:	6921      	ldr	r1, [r4, #16]
 8006f4e:	4650      	mov	r0, sl
 8006f50:	f7ff fec6 	bl	8006ce0 <_free_r>
 8006f54:	e7c7      	b.n	8006ee6 <__ssputs_r+0x46>
	...

08006f58 <_svfiprintf_r>:
 8006f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f5c:	4698      	mov	r8, r3
 8006f5e:	898b      	ldrh	r3, [r1, #12]
 8006f60:	061b      	lsls	r3, r3, #24
 8006f62:	b09d      	sub	sp, #116	; 0x74
 8006f64:	4607      	mov	r7, r0
 8006f66:	460d      	mov	r5, r1
 8006f68:	4614      	mov	r4, r2
 8006f6a:	d50e      	bpl.n	8006f8a <_svfiprintf_r+0x32>
 8006f6c:	690b      	ldr	r3, [r1, #16]
 8006f6e:	b963      	cbnz	r3, 8006f8a <_svfiprintf_r+0x32>
 8006f70:	2140      	movs	r1, #64	; 0x40
 8006f72:	f7ff ff21 	bl	8006db8 <_malloc_r>
 8006f76:	6028      	str	r0, [r5, #0]
 8006f78:	6128      	str	r0, [r5, #16]
 8006f7a:	b920      	cbnz	r0, 8006f86 <_svfiprintf_r+0x2e>
 8006f7c:	230c      	movs	r3, #12
 8006f7e:	603b      	str	r3, [r7, #0]
 8006f80:	f04f 30ff 	mov.w	r0, #4294967295
 8006f84:	e0d1      	b.n	800712a <_svfiprintf_r+0x1d2>
 8006f86:	2340      	movs	r3, #64	; 0x40
 8006f88:	616b      	str	r3, [r5, #20]
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f8e:	2320      	movs	r3, #32
 8006f90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f94:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f98:	2330      	movs	r3, #48	; 0x30
 8006f9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007144 <_svfiprintf_r+0x1ec>
 8006f9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fa2:	f04f 0901 	mov.w	r9, #1
 8006fa6:	4623      	mov	r3, r4
 8006fa8:	469a      	mov	sl, r3
 8006faa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fae:	b10a      	cbz	r2, 8006fb4 <_svfiprintf_r+0x5c>
 8006fb0:	2a25      	cmp	r2, #37	; 0x25
 8006fb2:	d1f9      	bne.n	8006fa8 <_svfiprintf_r+0x50>
 8006fb4:	ebba 0b04 	subs.w	fp, sl, r4
 8006fb8:	d00b      	beq.n	8006fd2 <_svfiprintf_r+0x7a>
 8006fba:	465b      	mov	r3, fp
 8006fbc:	4622      	mov	r2, r4
 8006fbe:	4629      	mov	r1, r5
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	f7ff ff6d 	bl	8006ea0 <__ssputs_r>
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	f000 80aa 	beq.w	8007120 <_svfiprintf_r+0x1c8>
 8006fcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fce:	445a      	add	r2, fp
 8006fd0:	9209      	str	r2, [sp, #36]	; 0x24
 8006fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f000 80a2 	beq.w	8007120 <_svfiprintf_r+0x1c8>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	f04f 32ff 	mov.w	r2, #4294967295
 8006fe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fe6:	f10a 0a01 	add.w	sl, sl, #1
 8006fea:	9304      	str	r3, [sp, #16]
 8006fec:	9307      	str	r3, [sp, #28]
 8006fee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ff2:	931a      	str	r3, [sp, #104]	; 0x68
 8006ff4:	4654      	mov	r4, sl
 8006ff6:	2205      	movs	r2, #5
 8006ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffc:	4851      	ldr	r0, [pc, #324]	; (8007144 <_svfiprintf_r+0x1ec>)
 8006ffe:	f7f9 f8ef 	bl	80001e0 <memchr>
 8007002:	9a04      	ldr	r2, [sp, #16]
 8007004:	b9d8      	cbnz	r0, 800703e <_svfiprintf_r+0xe6>
 8007006:	06d0      	lsls	r0, r2, #27
 8007008:	bf44      	itt	mi
 800700a:	2320      	movmi	r3, #32
 800700c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007010:	0711      	lsls	r1, r2, #28
 8007012:	bf44      	itt	mi
 8007014:	232b      	movmi	r3, #43	; 0x2b
 8007016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800701a:	f89a 3000 	ldrb.w	r3, [sl]
 800701e:	2b2a      	cmp	r3, #42	; 0x2a
 8007020:	d015      	beq.n	800704e <_svfiprintf_r+0xf6>
 8007022:	9a07      	ldr	r2, [sp, #28]
 8007024:	4654      	mov	r4, sl
 8007026:	2000      	movs	r0, #0
 8007028:	f04f 0c0a 	mov.w	ip, #10
 800702c:	4621      	mov	r1, r4
 800702e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007032:	3b30      	subs	r3, #48	; 0x30
 8007034:	2b09      	cmp	r3, #9
 8007036:	d94e      	bls.n	80070d6 <_svfiprintf_r+0x17e>
 8007038:	b1b0      	cbz	r0, 8007068 <_svfiprintf_r+0x110>
 800703a:	9207      	str	r2, [sp, #28]
 800703c:	e014      	b.n	8007068 <_svfiprintf_r+0x110>
 800703e:	eba0 0308 	sub.w	r3, r0, r8
 8007042:	fa09 f303 	lsl.w	r3, r9, r3
 8007046:	4313      	orrs	r3, r2
 8007048:	9304      	str	r3, [sp, #16]
 800704a:	46a2      	mov	sl, r4
 800704c:	e7d2      	b.n	8006ff4 <_svfiprintf_r+0x9c>
 800704e:	9b03      	ldr	r3, [sp, #12]
 8007050:	1d19      	adds	r1, r3, #4
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	9103      	str	r1, [sp, #12]
 8007056:	2b00      	cmp	r3, #0
 8007058:	bfbb      	ittet	lt
 800705a:	425b      	neglt	r3, r3
 800705c:	f042 0202 	orrlt.w	r2, r2, #2
 8007060:	9307      	strge	r3, [sp, #28]
 8007062:	9307      	strlt	r3, [sp, #28]
 8007064:	bfb8      	it	lt
 8007066:	9204      	strlt	r2, [sp, #16]
 8007068:	7823      	ldrb	r3, [r4, #0]
 800706a:	2b2e      	cmp	r3, #46	; 0x2e
 800706c:	d10c      	bne.n	8007088 <_svfiprintf_r+0x130>
 800706e:	7863      	ldrb	r3, [r4, #1]
 8007070:	2b2a      	cmp	r3, #42	; 0x2a
 8007072:	d135      	bne.n	80070e0 <_svfiprintf_r+0x188>
 8007074:	9b03      	ldr	r3, [sp, #12]
 8007076:	1d1a      	adds	r2, r3, #4
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	9203      	str	r2, [sp, #12]
 800707c:	2b00      	cmp	r3, #0
 800707e:	bfb8      	it	lt
 8007080:	f04f 33ff 	movlt.w	r3, #4294967295
 8007084:	3402      	adds	r4, #2
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007154 <_svfiprintf_r+0x1fc>
 800708c:	7821      	ldrb	r1, [r4, #0]
 800708e:	2203      	movs	r2, #3
 8007090:	4650      	mov	r0, sl
 8007092:	f7f9 f8a5 	bl	80001e0 <memchr>
 8007096:	b140      	cbz	r0, 80070aa <_svfiprintf_r+0x152>
 8007098:	2340      	movs	r3, #64	; 0x40
 800709a:	eba0 000a 	sub.w	r0, r0, sl
 800709e:	fa03 f000 	lsl.w	r0, r3, r0
 80070a2:	9b04      	ldr	r3, [sp, #16]
 80070a4:	4303      	orrs	r3, r0
 80070a6:	3401      	adds	r4, #1
 80070a8:	9304      	str	r3, [sp, #16]
 80070aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ae:	4826      	ldr	r0, [pc, #152]	; (8007148 <_svfiprintf_r+0x1f0>)
 80070b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070b4:	2206      	movs	r2, #6
 80070b6:	f7f9 f893 	bl	80001e0 <memchr>
 80070ba:	2800      	cmp	r0, #0
 80070bc:	d038      	beq.n	8007130 <_svfiprintf_r+0x1d8>
 80070be:	4b23      	ldr	r3, [pc, #140]	; (800714c <_svfiprintf_r+0x1f4>)
 80070c0:	bb1b      	cbnz	r3, 800710a <_svfiprintf_r+0x1b2>
 80070c2:	9b03      	ldr	r3, [sp, #12]
 80070c4:	3307      	adds	r3, #7
 80070c6:	f023 0307 	bic.w	r3, r3, #7
 80070ca:	3308      	adds	r3, #8
 80070cc:	9303      	str	r3, [sp, #12]
 80070ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070d0:	4433      	add	r3, r6
 80070d2:	9309      	str	r3, [sp, #36]	; 0x24
 80070d4:	e767      	b.n	8006fa6 <_svfiprintf_r+0x4e>
 80070d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80070da:	460c      	mov	r4, r1
 80070dc:	2001      	movs	r0, #1
 80070de:	e7a5      	b.n	800702c <_svfiprintf_r+0xd4>
 80070e0:	2300      	movs	r3, #0
 80070e2:	3401      	adds	r4, #1
 80070e4:	9305      	str	r3, [sp, #20]
 80070e6:	4619      	mov	r1, r3
 80070e8:	f04f 0c0a 	mov.w	ip, #10
 80070ec:	4620      	mov	r0, r4
 80070ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070f2:	3a30      	subs	r2, #48	; 0x30
 80070f4:	2a09      	cmp	r2, #9
 80070f6:	d903      	bls.n	8007100 <_svfiprintf_r+0x1a8>
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d0c5      	beq.n	8007088 <_svfiprintf_r+0x130>
 80070fc:	9105      	str	r1, [sp, #20]
 80070fe:	e7c3      	b.n	8007088 <_svfiprintf_r+0x130>
 8007100:	fb0c 2101 	mla	r1, ip, r1, r2
 8007104:	4604      	mov	r4, r0
 8007106:	2301      	movs	r3, #1
 8007108:	e7f0      	b.n	80070ec <_svfiprintf_r+0x194>
 800710a:	ab03      	add	r3, sp, #12
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	462a      	mov	r2, r5
 8007110:	4b0f      	ldr	r3, [pc, #60]	; (8007150 <_svfiprintf_r+0x1f8>)
 8007112:	a904      	add	r1, sp, #16
 8007114:	4638      	mov	r0, r7
 8007116:	f7fb ff03 	bl	8002f20 <_printf_float>
 800711a:	1c42      	adds	r2, r0, #1
 800711c:	4606      	mov	r6, r0
 800711e:	d1d6      	bne.n	80070ce <_svfiprintf_r+0x176>
 8007120:	89ab      	ldrh	r3, [r5, #12]
 8007122:	065b      	lsls	r3, r3, #25
 8007124:	f53f af2c 	bmi.w	8006f80 <_svfiprintf_r+0x28>
 8007128:	9809      	ldr	r0, [sp, #36]	; 0x24
 800712a:	b01d      	add	sp, #116	; 0x74
 800712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007130:	ab03      	add	r3, sp, #12
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	462a      	mov	r2, r5
 8007136:	4b06      	ldr	r3, [pc, #24]	; (8007150 <_svfiprintf_r+0x1f8>)
 8007138:	a904      	add	r1, sp, #16
 800713a:	4638      	mov	r0, r7
 800713c:	f7fc f994 	bl	8003468 <_printf_i>
 8007140:	e7eb      	b.n	800711a <_svfiprintf_r+0x1c2>
 8007142:	bf00      	nop
 8007144:	0800882c 	.word	0x0800882c
 8007148:	08008836 	.word	0x08008836
 800714c:	08002f21 	.word	0x08002f21
 8007150:	08006ea1 	.word	0x08006ea1
 8007154:	08008832 	.word	0x08008832

08007158 <__sfputc_r>:
 8007158:	6893      	ldr	r3, [r2, #8]
 800715a:	3b01      	subs	r3, #1
 800715c:	2b00      	cmp	r3, #0
 800715e:	b410      	push	{r4}
 8007160:	6093      	str	r3, [r2, #8]
 8007162:	da08      	bge.n	8007176 <__sfputc_r+0x1e>
 8007164:	6994      	ldr	r4, [r2, #24]
 8007166:	42a3      	cmp	r3, r4
 8007168:	db01      	blt.n	800716e <__sfputc_r+0x16>
 800716a:	290a      	cmp	r1, #10
 800716c:	d103      	bne.n	8007176 <__sfputc_r+0x1e>
 800716e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007172:	f000 beef 	b.w	8007f54 <__swbuf_r>
 8007176:	6813      	ldr	r3, [r2, #0]
 8007178:	1c58      	adds	r0, r3, #1
 800717a:	6010      	str	r0, [r2, #0]
 800717c:	7019      	strb	r1, [r3, #0]
 800717e:	4608      	mov	r0, r1
 8007180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007184:	4770      	bx	lr

08007186 <__sfputs_r>:
 8007186:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007188:	4606      	mov	r6, r0
 800718a:	460f      	mov	r7, r1
 800718c:	4614      	mov	r4, r2
 800718e:	18d5      	adds	r5, r2, r3
 8007190:	42ac      	cmp	r4, r5
 8007192:	d101      	bne.n	8007198 <__sfputs_r+0x12>
 8007194:	2000      	movs	r0, #0
 8007196:	e007      	b.n	80071a8 <__sfputs_r+0x22>
 8007198:	f814 1b01 	ldrb.w	r1, [r4], #1
 800719c:	463a      	mov	r2, r7
 800719e:	4630      	mov	r0, r6
 80071a0:	f7ff ffda 	bl	8007158 <__sfputc_r>
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d1f3      	bne.n	8007190 <__sfputs_r+0xa>
 80071a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080071ac <_vfiprintf_r>:
 80071ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b0:	460d      	mov	r5, r1
 80071b2:	b09d      	sub	sp, #116	; 0x74
 80071b4:	4614      	mov	r4, r2
 80071b6:	4698      	mov	r8, r3
 80071b8:	4606      	mov	r6, r0
 80071ba:	b118      	cbz	r0, 80071c4 <_vfiprintf_r+0x18>
 80071bc:	6983      	ldr	r3, [r0, #24]
 80071be:	b90b      	cbnz	r3, 80071c4 <_vfiprintf_r+0x18>
 80071c0:	f7fe fbf8 	bl	80059b4 <__sinit>
 80071c4:	4b89      	ldr	r3, [pc, #548]	; (80073ec <_vfiprintf_r+0x240>)
 80071c6:	429d      	cmp	r5, r3
 80071c8:	d11b      	bne.n	8007202 <_vfiprintf_r+0x56>
 80071ca:	6875      	ldr	r5, [r6, #4]
 80071cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071ce:	07d9      	lsls	r1, r3, #31
 80071d0:	d405      	bmi.n	80071de <_vfiprintf_r+0x32>
 80071d2:	89ab      	ldrh	r3, [r5, #12]
 80071d4:	059a      	lsls	r2, r3, #22
 80071d6:	d402      	bmi.n	80071de <_vfiprintf_r+0x32>
 80071d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071da:	f7ff f81a 	bl	8006212 <__retarget_lock_acquire_recursive>
 80071de:	89ab      	ldrh	r3, [r5, #12]
 80071e0:	071b      	lsls	r3, r3, #28
 80071e2:	d501      	bpl.n	80071e8 <_vfiprintf_r+0x3c>
 80071e4:	692b      	ldr	r3, [r5, #16]
 80071e6:	b9eb      	cbnz	r3, 8007224 <_vfiprintf_r+0x78>
 80071e8:	4629      	mov	r1, r5
 80071ea:	4630      	mov	r0, r6
 80071ec:	f000 ff24 	bl	8008038 <__swsetup_r>
 80071f0:	b1c0      	cbz	r0, 8007224 <_vfiprintf_r+0x78>
 80071f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071f4:	07dc      	lsls	r4, r3, #31
 80071f6:	d50e      	bpl.n	8007216 <_vfiprintf_r+0x6a>
 80071f8:	f04f 30ff 	mov.w	r0, #4294967295
 80071fc:	b01d      	add	sp, #116	; 0x74
 80071fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007202:	4b7b      	ldr	r3, [pc, #492]	; (80073f0 <_vfiprintf_r+0x244>)
 8007204:	429d      	cmp	r5, r3
 8007206:	d101      	bne.n	800720c <_vfiprintf_r+0x60>
 8007208:	68b5      	ldr	r5, [r6, #8]
 800720a:	e7df      	b.n	80071cc <_vfiprintf_r+0x20>
 800720c:	4b79      	ldr	r3, [pc, #484]	; (80073f4 <_vfiprintf_r+0x248>)
 800720e:	429d      	cmp	r5, r3
 8007210:	bf08      	it	eq
 8007212:	68f5      	ldreq	r5, [r6, #12]
 8007214:	e7da      	b.n	80071cc <_vfiprintf_r+0x20>
 8007216:	89ab      	ldrh	r3, [r5, #12]
 8007218:	0598      	lsls	r0, r3, #22
 800721a:	d4ed      	bmi.n	80071f8 <_vfiprintf_r+0x4c>
 800721c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800721e:	f7fe fff9 	bl	8006214 <__retarget_lock_release_recursive>
 8007222:	e7e9      	b.n	80071f8 <_vfiprintf_r+0x4c>
 8007224:	2300      	movs	r3, #0
 8007226:	9309      	str	r3, [sp, #36]	; 0x24
 8007228:	2320      	movs	r3, #32
 800722a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800722e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007232:	2330      	movs	r3, #48	; 0x30
 8007234:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80073f8 <_vfiprintf_r+0x24c>
 8007238:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800723c:	f04f 0901 	mov.w	r9, #1
 8007240:	4623      	mov	r3, r4
 8007242:	469a      	mov	sl, r3
 8007244:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007248:	b10a      	cbz	r2, 800724e <_vfiprintf_r+0xa2>
 800724a:	2a25      	cmp	r2, #37	; 0x25
 800724c:	d1f9      	bne.n	8007242 <_vfiprintf_r+0x96>
 800724e:	ebba 0b04 	subs.w	fp, sl, r4
 8007252:	d00b      	beq.n	800726c <_vfiprintf_r+0xc0>
 8007254:	465b      	mov	r3, fp
 8007256:	4622      	mov	r2, r4
 8007258:	4629      	mov	r1, r5
 800725a:	4630      	mov	r0, r6
 800725c:	f7ff ff93 	bl	8007186 <__sfputs_r>
 8007260:	3001      	adds	r0, #1
 8007262:	f000 80aa 	beq.w	80073ba <_vfiprintf_r+0x20e>
 8007266:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007268:	445a      	add	r2, fp
 800726a:	9209      	str	r2, [sp, #36]	; 0x24
 800726c:	f89a 3000 	ldrb.w	r3, [sl]
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 80a2 	beq.w	80073ba <_vfiprintf_r+0x20e>
 8007276:	2300      	movs	r3, #0
 8007278:	f04f 32ff 	mov.w	r2, #4294967295
 800727c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007280:	f10a 0a01 	add.w	sl, sl, #1
 8007284:	9304      	str	r3, [sp, #16]
 8007286:	9307      	str	r3, [sp, #28]
 8007288:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800728c:	931a      	str	r3, [sp, #104]	; 0x68
 800728e:	4654      	mov	r4, sl
 8007290:	2205      	movs	r2, #5
 8007292:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007296:	4858      	ldr	r0, [pc, #352]	; (80073f8 <_vfiprintf_r+0x24c>)
 8007298:	f7f8 ffa2 	bl	80001e0 <memchr>
 800729c:	9a04      	ldr	r2, [sp, #16]
 800729e:	b9d8      	cbnz	r0, 80072d8 <_vfiprintf_r+0x12c>
 80072a0:	06d1      	lsls	r1, r2, #27
 80072a2:	bf44      	itt	mi
 80072a4:	2320      	movmi	r3, #32
 80072a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072aa:	0713      	lsls	r3, r2, #28
 80072ac:	bf44      	itt	mi
 80072ae:	232b      	movmi	r3, #43	; 0x2b
 80072b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072b4:	f89a 3000 	ldrb.w	r3, [sl]
 80072b8:	2b2a      	cmp	r3, #42	; 0x2a
 80072ba:	d015      	beq.n	80072e8 <_vfiprintf_r+0x13c>
 80072bc:	9a07      	ldr	r2, [sp, #28]
 80072be:	4654      	mov	r4, sl
 80072c0:	2000      	movs	r0, #0
 80072c2:	f04f 0c0a 	mov.w	ip, #10
 80072c6:	4621      	mov	r1, r4
 80072c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072cc:	3b30      	subs	r3, #48	; 0x30
 80072ce:	2b09      	cmp	r3, #9
 80072d0:	d94e      	bls.n	8007370 <_vfiprintf_r+0x1c4>
 80072d2:	b1b0      	cbz	r0, 8007302 <_vfiprintf_r+0x156>
 80072d4:	9207      	str	r2, [sp, #28]
 80072d6:	e014      	b.n	8007302 <_vfiprintf_r+0x156>
 80072d8:	eba0 0308 	sub.w	r3, r0, r8
 80072dc:	fa09 f303 	lsl.w	r3, r9, r3
 80072e0:	4313      	orrs	r3, r2
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	46a2      	mov	sl, r4
 80072e6:	e7d2      	b.n	800728e <_vfiprintf_r+0xe2>
 80072e8:	9b03      	ldr	r3, [sp, #12]
 80072ea:	1d19      	adds	r1, r3, #4
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	9103      	str	r1, [sp, #12]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	bfbb      	ittet	lt
 80072f4:	425b      	neglt	r3, r3
 80072f6:	f042 0202 	orrlt.w	r2, r2, #2
 80072fa:	9307      	strge	r3, [sp, #28]
 80072fc:	9307      	strlt	r3, [sp, #28]
 80072fe:	bfb8      	it	lt
 8007300:	9204      	strlt	r2, [sp, #16]
 8007302:	7823      	ldrb	r3, [r4, #0]
 8007304:	2b2e      	cmp	r3, #46	; 0x2e
 8007306:	d10c      	bne.n	8007322 <_vfiprintf_r+0x176>
 8007308:	7863      	ldrb	r3, [r4, #1]
 800730a:	2b2a      	cmp	r3, #42	; 0x2a
 800730c:	d135      	bne.n	800737a <_vfiprintf_r+0x1ce>
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	1d1a      	adds	r2, r3, #4
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	9203      	str	r2, [sp, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	bfb8      	it	lt
 800731a:	f04f 33ff 	movlt.w	r3, #4294967295
 800731e:	3402      	adds	r4, #2
 8007320:	9305      	str	r3, [sp, #20]
 8007322:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007408 <_vfiprintf_r+0x25c>
 8007326:	7821      	ldrb	r1, [r4, #0]
 8007328:	2203      	movs	r2, #3
 800732a:	4650      	mov	r0, sl
 800732c:	f7f8 ff58 	bl	80001e0 <memchr>
 8007330:	b140      	cbz	r0, 8007344 <_vfiprintf_r+0x198>
 8007332:	2340      	movs	r3, #64	; 0x40
 8007334:	eba0 000a 	sub.w	r0, r0, sl
 8007338:	fa03 f000 	lsl.w	r0, r3, r0
 800733c:	9b04      	ldr	r3, [sp, #16]
 800733e:	4303      	orrs	r3, r0
 8007340:	3401      	adds	r4, #1
 8007342:	9304      	str	r3, [sp, #16]
 8007344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007348:	482c      	ldr	r0, [pc, #176]	; (80073fc <_vfiprintf_r+0x250>)
 800734a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800734e:	2206      	movs	r2, #6
 8007350:	f7f8 ff46 	bl	80001e0 <memchr>
 8007354:	2800      	cmp	r0, #0
 8007356:	d03f      	beq.n	80073d8 <_vfiprintf_r+0x22c>
 8007358:	4b29      	ldr	r3, [pc, #164]	; (8007400 <_vfiprintf_r+0x254>)
 800735a:	bb1b      	cbnz	r3, 80073a4 <_vfiprintf_r+0x1f8>
 800735c:	9b03      	ldr	r3, [sp, #12]
 800735e:	3307      	adds	r3, #7
 8007360:	f023 0307 	bic.w	r3, r3, #7
 8007364:	3308      	adds	r3, #8
 8007366:	9303      	str	r3, [sp, #12]
 8007368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800736a:	443b      	add	r3, r7
 800736c:	9309      	str	r3, [sp, #36]	; 0x24
 800736e:	e767      	b.n	8007240 <_vfiprintf_r+0x94>
 8007370:	fb0c 3202 	mla	r2, ip, r2, r3
 8007374:	460c      	mov	r4, r1
 8007376:	2001      	movs	r0, #1
 8007378:	e7a5      	b.n	80072c6 <_vfiprintf_r+0x11a>
 800737a:	2300      	movs	r3, #0
 800737c:	3401      	adds	r4, #1
 800737e:	9305      	str	r3, [sp, #20]
 8007380:	4619      	mov	r1, r3
 8007382:	f04f 0c0a 	mov.w	ip, #10
 8007386:	4620      	mov	r0, r4
 8007388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800738c:	3a30      	subs	r2, #48	; 0x30
 800738e:	2a09      	cmp	r2, #9
 8007390:	d903      	bls.n	800739a <_vfiprintf_r+0x1ee>
 8007392:	2b00      	cmp	r3, #0
 8007394:	d0c5      	beq.n	8007322 <_vfiprintf_r+0x176>
 8007396:	9105      	str	r1, [sp, #20]
 8007398:	e7c3      	b.n	8007322 <_vfiprintf_r+0x176>
 800739a:	fb0c 2101 	mla	r1, ip, r1, r2
 800739e:	4604      	mov	r4, r0
 80073a0:	2301      	movs	r3, #1
 80073a2:	e7f0      	b.n	8007386 <_vfiprintf_r+0x1da>
 80073a4:	ab03      	add	r3, sp, #12
 80073a6:	9300      	str	r3, [sp, #0]
 80073a8:	462a      	mov	r2, r5
 80073aa:	4b16      	ldr	r3, [pc, #88]	; (8007404 <_vfiprintf_r+0x258>)
 80073ac:	a904      	add	r1, sp, #16
 80073ae:	4630      	mov	r0, r6
 80073b0:	f7fb fdb6 	bl	8002f20 <_printf_float>
 80073b4:	4607      	mov	r7, r0
 80073b6:	1c78      	adds	r0, r7, #1
 80073b8:	d1d6      	bne.n	8007368 <_vfiprintf_r+0x1bc>
 80073ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073bc:	07d9      	lsls	r1, r3, #31
 80073be:	d405      	bmi.n	80073cc <_vfiprintf_r+0x220>
 80073c0:	89ab      	ldrh	r3, [r5, #12]
 80073c2:	059a      	lsls	r2, r3, #22
 80073c4:	d402      	bmi.n	80073cc <_vfiprintf_r+0x220>
 80073c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073c8:	f7fe ff24 	bl	8006214 <__retarget_lock_release_recursive>
 80073cc:	89ab      	ldrh	r3, [r5, #12]
 80073ce:	065b      	lsls	r3, r3, #25
 80073d0:	f53f af12 	bmi.w	80071f8 <_vfiprintf_r+0x4c>
 80073d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073d6:	e711      	b.n	80071fc <_vfiprintf_r+0x50>
 80073d8:	ab03      	add	r3, sp, #12
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	462a      	mov	r2, r5
 80073de:	4b09      	ldr	r3, [pc, #36]	; (8007404 <_vfiprintf_r+0x258>)
 80073e0:	a904      	add	r1, sp, #16
 80073e2:	4630      	mov	r0, r6
 80073e4:	f7fc f840 	bl	8003468 <_printf_i>
 80073e8:	e7e4      	b.n	80073b4 <_vfiprintf_r+0x208>
 80073ea:	bf00      	nop
 80073ec:	08008614 	.word	0x08008614
 80073f0:	08008634 	.word	0x08008634
 80073f4:	080085f4 	.word	0x080085f4
 80073f8:	0800882c 	.word	0x0800882c
 80073fc:	08008836 	.word	0x08008836
 8007400:	08002f21 	.word	0x08002f21
 8007404:	08007187 	.word	0x08007187
 8007408:	08008832 	.word	0x08008832

0800740c <__svfiscanf_r>:
 800740c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007410:	461d      	mov	r5, r3
 8007412:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007414:	07df      	lsls	r7, r3, #31
 8007416:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800741a:	4606      	mov	r6, r0
 800741c:	460c      	mov	r4, r1
 800741e:	4692      	mov	sl, r2
 8007420:	d405      	bmi.n	800742e <__svfiscanf_r+0x22>
 8007422:	898b      	ldrh	r3, [r1, #12]
 8007424:	0598      	lsls	r0, r3, #22
 8007426:	d402      	bmi.n	800742e <__svfiscanf_r+0x22>
 8007428:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800742a:	f7fe fef2 	bl	8006212 <__retarget_lock_acquire_recursive>
 800742e:	2300      	movs	r3, #0
 8007430:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 8007434:	4ba6      	ldr	r3, [pc, #664]	; (80076d0 <__svfiscanf_r+0x2c4>)
 8007436:	93a0      	str	r3, [sp, #640]	; 0x280
 8007438:	f10d 0804 	add.w	r8, sp, #4
 800743c:	4ba5      	ldr	r3, [pc, #660]	; (80076d4 <__svfiscanf_r+0x2c8>)
 800743e:	4fa6      	ldr	r7, [pc, #664]	; (80076d8 <__svfiscanf_r+0x2cc>)
 8007440:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80076dc <__svfiscanf_r+0x2d0>
 8007444:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007448:	93a1      	str	r3, [sp, #644]	; 0x284
 800744a:	9500      	str	r5, [sp, #0]
 800744c:	f89a 3000 	ldrb.w	r3, [sl]
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 8173 	beq.w	800773c <__svfiscanf_r+0x330>
 8007456:	5dd9      	ldrb	r1, [r3, r7]
 8007458:	f011 0108 	ands.w	r1, r1, #8
 800745c:	f10a 0501 	add.w	r5, sl, #1
 8007460:	d019      	beq.n	8007496 <__svfiscanf_r+0x8a>
 8007462:	6863      	ldr	r3, [r4, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	dd0f      	ble.n	8007488 <__svfiscanf_r+0x7c>
 8007468:	6823      	ldr	r3, [r4, #0]
 800746a:	781a      	ldrb	r2, [r3, #0]
 800746c:	5cba      	ldrb	r2, [r7, r2]
 800746e:	0711      	lsls	r1, r2, #28
 8007470:	d401      	bmi.n	8007476 <__svfiscanf_r+0x6a>
 8007472:	46aa      	mov	sl, r5
 8007474:	e7ea      	b.n	800744c <__svfiscanf_r+0x40>
 8007476:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007478:	3201      	adds	r2, #1
 800747a:	9245      	str	r2, [sp, #276]	; 0x114
 800747c:	6862      	ldr	r2, [r4, #4]
 800747e:	3301      	adds	r3, #1
 8007480:	3a01      	subs	r2, #1
 8007482:	6062      	str	r2, [r4, #4]
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	e7ec      	b.n	8007462 <__svfiscanf_r+0x56>
 8007488:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800748a:	4621      	mov	r1, r4
 800748c:	4630      	mov	r0, r6
 800748e:	4798      	blx	r3
 8007490:	2800      	cmp	r0, #0
 8007492:	d0e9      	beq.n	8007468 <__svfiscanf_r+0x5c>
 8007494:	e7ed      	b.n	8007472 <__svfiscanf_r+0x66>
 8007496:	2b25      	cmp	r3, #37	; 0x25
 8007498:	d012      	beq.n	80074c0 <__svfiscanf_r+0xb4>
 800749a:	469a      	mov	sl, r3
 800749c:	6863      	ldr	r3, [r4, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f340 8095 	ble.w	80075ce <__svfiscanf_r+0x1c2>
 80074a4:	6822      	ldr	r2, [r4, #0]
 80074a6:	7813      	ldrb	r3, [r2, #0]
 80074a8:	4553      	cmp	r3, sl
 80074aa:	f040 8147 	bne.w	800773c <__svfiscanf_r+0x330>
 80074ae:	6863      	ldr	r3, [r4, #4]
 80074b0:	3b01      	subs	r3, #1
 80074b2:	6063      	str	r3, [r4, #4]
 80074b4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80074b6:	3201      	adds	r2, #1
 80074b8:	3301      	adds	r3, #1
 80074ba:	6022      	str	r2, [r4, #0]
 80074bc:	9345      	str	r3, [sp, #276]	; 0x114
 80074be:	e7d8      	b.n	8007472 <__svfiscanf_r+0x66>
 80074c0:	9141      	str	r1, [sp, #260]	; 0x104
 80074c2:	9143      	str	r1, [sp, #268]	; 0x10c
 80074c4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80074c8:	2b2a      	cmp	r3, #42	; 0x2a
 80074ca:	bf02      	ittt	eq
 80074cc:	2310      	moveq	r3, #16
 80074ce:	9341      	streq	r3, [sp, #260]	; 0x104
 80074d0:	f10a 0502 	addeq.w	r5, sl, #2
 80074d4:	220a      	movs	r2, #10
 80074d6:	46aa      	mov	sl, r5
 80074d8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80074dc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80074e0:	2b09      	cmp	r3, #9
 80074e2:	d91e      	bls.n	8007522 <__svfiscanf_r+0x116>
 80074e4:	487d      	ldr	r0, [pc, #500]	; (80076dc <__svfiscanf_r+0x2d0>)
 80074e6:	2203      	movs	r2, #3
 80074e8:	f7f8 fe7a 	bl	80001e0 <memchr>
 80074ec:	b140      	cbz	r0, 8007500 <__svfiscanf_r+0xf4>
 80074ee:	2301      	movs	r3, #1
 80074f0:	eba0 0009 	sub.w	r0, r0, r9
 80074f4:	fa03 f000 	lsl.w	r0, r3, r0
 80074f8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80074fa:	4318      	orrs	r0, r3
 80074fc:	9041      	str	r0, [sp, #260]	; 0x104
 80074fe:	4655      	mov	r5, sl
 8007500:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007504:	2b78      	cmp	r3, #120	; 0x78
 8007506:	d807      	bhi.n	8007518 <__svfiscanf_r+0x10c>
 8007508:	2b57      	cmp	r3, #87	; 0x57
 800750a:	d811      	bhi.n	8007530 <__svfiscanf_r+0x124>
 800750c:	2b25      	cmp	r3, #37	; 0x25
 800750e:	d0c4      	beq.n	800749a <__svfiscanf_r+0x8e>
 8007510:	d858      	bhi.n	80075c4 <__svfiscanf_r+0x1b8>
 8007512:	2b00      	cmp	r3, #0
 8007514:	f000 80c8 	beq.w	80076a8 <__svfiscanf_r+0x29c>
 8007518:	2303      	movs	r3, #3
 800751a:	9347      	str	r3, [sp, #284]	; 0x11c
 800751c:	230a      	movs	r3, #10
 800751e:	9342      	str	r3, [sp, #264]	; 0x108
 8007520:	e07c      	b.n	800761c <__svfiscanf_r+0x210>
 8007522:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007524:	fb02 1103 	mla	r1, r2, r3, r1
 8007528:	3930      	subs	r1, #48	; 0x30
 800752a:	9143      	str	r1, [sp, #268]	; 0x10c
 800752c:	4655      	mov	r5, sl
 800752e:	e7d2      	b.n	80074d6 <__svfiscanf_r+0xca>
 8007530:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007534:	2a20      	cmp	r2, #32
 8007536:	d8ef      	bhi.n	8007518 <__svfiscanf_r+0x10c>
 8007538:	a101      	add	r1, pc, #4	; (adr r1, 8007540 <__svfiscanf_r+0x134>)
 800753a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800753e:	bf00      	nop
 8007540:	08007607 	.word	0x08007607
 8007544:	08007519 	.word	0x08007519
 8007548:	08007519 	.word	0x08007519
 800754c:	08007665 	.word	0x08007665
 8007550:	08007519 	.word	0x08007519
 8007554:	08007519 	.word	0x08007519
 8007558:	08007519 	.word	0x08007519
 800755c:	08007519 	.word	0x08007519
 8007560:	08007519 	.word	0x08007519
 8007564:	08007519 	.word	0x08007519
 8007568:	08007519 	.word	0x08007519
 800756c:	0800767b 	.word	0x0800767b
 8007570:	08007651 	.word	0x08007651
 8007574:	080075cb 	.word	0x080075cb
 8007578:	080075cb 	.word	0x080075cb
 800757c:	080075cb 	.word	0x080075cb
 8007580:	08007519 	.word	0x08007519
 8007584:	08007655 	.word	0x08007655
 8007588:	08007519 	.word	0x08007519
 800758c:	08007519 	.word	0x08007519
 8007590:	08007519 	.word	0x08007519
 8007594:	08007519 	.word	0x08007519
 8007598:	0800768b 	.word	0x0800768b
 800759c:	0800765d 	.word	0x0800765d
 80075a0:	080075ff 	.word	0x080075ff
 80075a4:	08007519 	.word	0x08007519
 80075a8:	08007519 	.word	0x08007519
 80075ac:	08007687 	.word	0x08007687
 80075b0:	08007519 	.word	0x08007519
 80075b4:	08007651 	.word	0x08007651
 80075b8:	08007519 	.word	0x08007519
 80075bc:	08007519 	.word	0x08007519
 80075c0:	08007607 	.word	0x08007607
 80075c4:	3b45      	subs	r3, #69	; 0x45
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d8a6      	bhi.n	8007518 <__svfiscanf_r+0x10c>
 80075ca:	2305      	movs	r3, #5
 80075cc:	e025      	b.n	800761a <__svfiscanf_r+0x20e>
 80075ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80075d0:	4621      	mov	r1, r4
 80075d2:	4630      	mov	r0, r6
 80075d4:	4798      	blx	r3
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f43f af64 	beq.w	80074a4 <__svfiscanf_r+0x98>
 80075dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075de:	07da      	lsls	r2, r3, #31
 80075e0:	f140 80a4 	bpl.w	800772c <__svfiscanf_r+0x320>
 80075e4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80075e6:	2800      	cmp	r0, #0
 80075e8:	d067      	beq.n	80076ba <__svfiscanf_r+0x2ae>
 80075ea:	89a3      	ldrh	r3, [r4, #12]
 80075ec:	f013 0f40 	tst.w	r3, #64	; 0x40
 80075f0:	bf18      	it	ne
 80075f2:	f04f 30ff 	movne.w	r0, #4294967295
 80075f6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80075fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075fe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007600:	f042 0220 	orr.w	r2, r2, #32
 8007604:	9241      	str	r2, [sp, #260]	; 0x104
 8007606:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800760c:	9241      	str	r2, [sp, #260]	; 0x104
 800760e:	2210      	movs	r2, #16
 8007610:	2b6f      	cmp	r3, #111	; 0x6f
 8007612:	9242      	str	r2, [sp, #264]	; 0x108
 8007614:	bf34      	ite	cc
 8007616:	2303      	movcc	r3, #3
 8007618:	2304      	movcs	r3, #4
 800761a:	9347      	str	r3, [sp, #284]	; 0x11c
 800761c:	6863      	ldr	r3, [r4, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	dd4e      	ble.n	80076c0 <__svfiscanf_r+0x2b4>
 8007622:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007624:	065b      	lsls	r3, r3, #25
 8007626:	d404      	bmi.n	8007632 <__svfiscanf_r+0x226>
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	781a      	ldrb	r2, [r3, #0]
 800762c:	5cba      	ldrb	r2, [r7, r2]
 800762e:	0710      	lsls	r0, r2, #28
 8007630:	d456      	bmi.n	80076e0 <__svfiscanf_r+0x2d4>
 8007632:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007634:	2b02      	cmp	r3, #2
 8007636:	dc65      	bgt.n	8007704 <__svfiscanf_r+0x2f8>
 8007638:	466b      	mov	r3, sp
 800763a:	4622      	mov	r2, r4
 800763c:	a941      	add	r1, sp, #260	; 0x104
 800763e:	4630      	mov	r0, r6
 8007640:	f000 f8b2 	bl	80077a8 <_scanf_chars>
 8007644:	2801      	cmp	r0, #1
 8007646:	d079      	beq.n	800773c <__svfiscanf_r+0x330>
 8007648:	2802      	cmp	r0, #2
 800764a:	f47f af12 	bne.w	8007472 <__svfiscanf_r+0x66>
 800764e:	e7c5      	b.n	80075dc <__svfiscanf_r+0x1d0>
 8007650:	220a      	movs	r2, #10
 8007652:	e7dd      	b.n	8007610 <__svfiscanf_r+0x204>
 8007654:	2300      	movs	r3, #0
 8007656:	9342      	str	r3, [sp, #264]	; 0x108
 8007658:	2303      	movs	r3, #3
 800765a:	e7de      	b.n	800761a <__svfiscanf_r+0x20e>
 800765c:	2308      	movs	r3, #8
 800765e:	9342      	str	r3, [sp, #264]	; 0x108
 8007660:	2304      	movs	r3, #4
 8007662:	e7da      	b.n	800761a <__svfiscanf_r+0x20e>
 8007664:	4629      	mov	r1, r5
 8007666:	4640      	mov	r0, r8
 8007668:	f000 fa9e 	bl	8007ba8 <__sccl>
 800766c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800766e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007672:	9341      	str	r3, [sp, #260]	; 0x104
 8007674:	4605      	mov	r5, r0
 8007676:	2301      	movs	r3, #1
 8007678:	e7cf      	b.n	800761a <__svfiscanf_r+0x20e>
 800767a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800767c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007680:	9341      	str	r3, [sp, #260]	; 0x104
 8007682:	2300      	movs	r3, #0
 8007684:	e7c9      	b.n	800761a <__svfiscanf_r+0x20e>
 8007686:	2302      	movs	r3, #2
 8007688:	e7c7      	b.n	800761a <__svfiscanf_r+0x20e>
 800768a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800768c:	06c3      	lsls	r3, r0, #27
 800768e:	f53f aef0 	bmi.w	8007472 <__svfiscanf_r+0x66>
 8007692:	9b00      	ldr	r3, [sp, #0]
 8007694:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007696:	1d19      	adds	r1, r3, #4
 8007698:	9100      	str	r1, [sp, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f010 0f01 	tst.w	r0, #1
 80076a0:	bf14      	ite	ne
 80076a2:	801a      	strhne	r2, [r3, #0]
 80076a4:	601a      	streq	r2, [r3, #0]
 80076a6:	e6e4      	b.n	8007472 <__svfiscanf_r+0x66>
 80076a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076aa:	07d8      	lsls	r0, r3, #31
 80076ac:	d405      	bmi.n	80076ba <__svfiscanf_r+0x2ae>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	0599      	lsls	r1, r3, #22
 80076b2:	d402      	bmi.n	80076ba <__svfiscanf_r+0x2ae>
 80076b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076b6:	f7fe fdad 	bl	8006214 <__retarget_lock_release_recursive>
 80076ba:	f04f 30ff 	mov.w	r0, #4294967295
 80076be:	e79a      	b.n	80075f6 <__svfiscanf_r+0x1ea>
 80076c0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80076c2:	4621      	mov	r1, r4
 80076c4:	4630      	mov	r0, r6
 80076c6:	4798      	blx	r3
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d0aa      	beq.n	8007622 <__svfiscanf_r+0x216>
 80076cc:	e786      	b.n	80075dc <__svfiscanf_r+0x1d0>
 80076ce:	bf00      	nop
 80076d0:	08007e25 	.word	0x08007e25
 80076d4:	08007a61 	.word	0x08007a61
 80076d8:	08008461 	.word	0x08008461
 80076dc:	08008832 	.word	0x08008832
 80076e0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80076e2:	3201      	adds	r2, #1
 80076e4:	9245      	str	r2, [sp, #276]	; 0x114
 80076e6:	6862      	ldr	r2, [r4, #4]
 80076e8:	3a01      	subs	r2, #1
 80076ea:	2a00      	cmp	r2, #0
 80076ec:	6062      	str	r2, [r4, #4]
 80076ee:	dd02      	ble.n	80076f6 <__svfiscanf_r+0x2ea>
 80076f0:	3301      	adds	r3, #1
 80076f2:	6023      	str	r3, [r4, #0]
 80076f4:	e798      	b.n	8007628 <__svfiscanf_r+0x21c>
 80076f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80076f8:	4621      	mov	r1, r4
 80076fa:	4630      	mov	r0, r6
 80076fc:	4798      	blx	r3
 80076fe:	2800      	cmp	r0, #0
 8007700:	d092      	beq.n	8007628 <__svfiscanf_r+0x21c>
 8007702:	e76b      	b.n	80075dc <__svfiscanf_r+0x1d0>
 8007704:	2b04      	cmp	r3, #4
 8007706:	dc06      	bgt.n	8007716 <__svfiscanf_r+0x30a>
 8007708:	466b      	mov	r3, sp
 800770a:	4622      	mov	r2, r4
 800770c:	a941      	add	r1, sp, #260	; 0x104
 800770e:	4630      	mov	r0, r6
 8007710:	f000 f8a4 	bl	800785c <_scanf_i>
 8007714:	e796      	b.n	8007644 <__svfiscanf_r+0x238>
 8007716:	4b0f      	ldr	r3, [pc, #60]	; (8007754 <__svfiscanf_r+0x348>)
 8007718:	2b00      	cmp	r3, #0
 800771a:	f43f aeaa 	beq.w	8007472 <__svfiscanf_r+0x66>
 800771e:	466b      	mov	r3, sp
 8007720:	4622      	mov	r2, r4
 8007722:	a941      	add	r1, sp, #260	; 0x104
 8007724:	4630      	mov	r0, r6
 8007726:	f7fb ffc5 	bl	80036b4 <_scanf_float>
 800772a:	e78b      	b.n	8007644 <__svfiscanf_r+0x238>
 800772c:	89a3      	ldrh	r3, [r4, #12]
 800772e:	0599      	lsls	r1, r3, #22
 8007730:	f53f af58 	bmi.w	80075e4 <__svfiscanf_r+0x1d8>
 8007734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007736:	f7fe fd6d 	bl	8006214 <__retarget_lock_release_recursive>
 800773a:	e753      	b.n	80075e4 <__svfiscanf_r+0x1d8>
 800773c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800773e:	07da      	lsls	r2, r3, #31
 8007740:	d405      	bmi.n	800774e <__svfiscanf_r+0x342>
 8007742:	89a3      	ldrh	r3, [r4, #12]
 8007744:	059b      	lsls	r3, r3, #22
 8007746:	d402      	bmi.n	800774e <__svfiscanf_r+0x342>
 8007748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800774a:	f7fe fd63 	bl	8006214 <__retarget_lock_release_recursive>
 800774e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007750:	e751      	b.n	80075f6 <__svfiscanf_r+0x1ea>
 8007752:	bf00      	nop
 8007754:	080036b5 	.word	0x080036b5

08007758 <_vfiscanf_r>:
 8007758:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800775a:	460c      	mov	r4, r1
 800775c:	4605      	mov	r5, r0
 800775e:	b138      	cbz	r0, 8007770 <_vfiscanf_r+0x18>
 8007760:	6981      	ldr	r1, [r0, #24]
 8007762:	b929      	cbnz	r1, 8007770 <_vfiscanf_r+0x18>
 8007764:	e9cd 2300 	strd	r2, r3, [sp]
 8007768:	f7fe f924 	bl	80059b4 <__sinit>
 800776c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007770:	490a      	ldr	r1, [pc, #40]	; (800779c <_vfiscanf_r+0x44>)
 8007772:	428c      	cmp	r4, r1
 8007774:	d107      	bne.n	8007786 <_vfiscanf_r+0x2e>
 8007776:	686c      	ldr	r4, [r5, #4]
 8007778:	4621      	mov	r1, r4
 800777a:	4628      	mov	r0, r5
 800777c:	b003      	add	sp, #12
 800777e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007782:	f7ff be43 	b.w	800740c <__svfiscanf_r>
 8007786:	4906      	ldr	r1, [pc, #24]	; (80077a0 <_vfiscanf_r+0x48>)
 8007788:	428c      	cmp	r4, r1
 800778a:	d101      	bne.n	8007790 <_vfiscanf_r+0x38>
 800778c:	68ac      	ldr	r4, [r5, #8]
 800778e:	e7f3      	b.n	8007778 <_vfiscanf_r+0x20>
 8007790:	4904      	ldr	r1, [pc, #16]	; (80077a4 <_vfiscanf_r+0x4c>)
 8007792:	428c      	cmp	r4, r1
 8007794:	bf08      	it	eq
 8007796:	68ec      	ldreq	r4, [r5, #12]
 8007798:	e7ee      	b.n	8007778 <_vfiscanf_r+0x20>
 800779a:	bf00      	nop
 800779c:	08008614 	.word	0x08008614
 80077a0:	08008634 	.word	0x08008634
 80077a4:	080085f4 	.word	0x080085f4

080077a8 <_scanf_chars>:
 80077a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077ac:	4615      	mov	r5, r2
 80077ae:	688a      	ldr	r2, [r1, #8]
 80077b0:	4680      	mov	r8, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	b932      	cbnz	r2, 80077c4 <_scanf_chars+0x1c>
 80077b6:	698a      	ldr	r2, [r1, #24]
 80077b8:	2a00      	cmp	r2, #0
 80077ba:	bf0c      	ite	eq
 80077bc:	2201      	moveq	r2, #1
 80077be:	f04f 32ff 	movne.w	r2, #4294967295
 80077c2:	608a      	str	r2, [r1, #8]
 80077c4:	6822      	ldr	r2, [r4, #0]
 80077c6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8007858 <_scanf_chars+0xb0>
 80077ca:	06d1      	lsls	r1, r2, #27
 80077cc:	bf5f      	itttt	pl
 80077ce:	681a      	ldrpl	r2, [r3, #0]
 80077d0:	1d11      	addpl	r1, r2, #4
 80077d2:	6019      	strpl	r1, [r3, #0]
 80077d4:	6816      	ldrpl	r6, [r2, #0]
 80077d6:	2700      	movs	r7, #0
 80077d8:	69a0      	ldr	r0, [r4, #24]
 80077da:	b188      	cbz	r0, 8007800 <_scanf_chars+0x58>
 80077dc:	2801      	cmp	r0, #1
 80077de:	d107      	bne.n	80077f0 <_scanf_chars+0x48>
 80077e0:	682a      	ldr	r2, [r5, #0]
 80077e2:	7811      	ldrb	r1, [r2, #0]
 80077e4:	6962      	ldr	r2, [r4, #20]
 80077e6:	5c52      	ldrb	r2, [r2, r1]
 80077e8:	b952      	cbnz	r2, 8007800 <_scanf_chars+0x58>
 80077ea:	2f00      	cmp	r7, #0
 80077ec:	d031      	beq.n	8007852 <_scanf_chars+0xaa>
 80077ee:	e022      	b.n	8007836 <_scanf_chars+0x8e>
 80077f0:	2802      	cmp	r0, #2
 80077f2:	d120      	bne.n	8007836 <_scanf_chars+0x8e>
 80077f4:	682b      	ldr	r3, [r5, #0]
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	f813 3009 	ldrb.w	r3, [r3, r9]
 80077fc:	071b      	lsls	r3, r3, #28
 80077fe:	d41a      	bmi.n	8007836 <_scanf_chars+0x8e>
 8007800:	6823      	ldr	r3, [r4, #0]
 8007802:	06da      	lsls	r2, r3, #27
 8007804:	bf5e      	ittt	pl
 8007806:	682b      	ldrpl	r3, [r5, #0]
 8007808:	781b      	ldrbpl	r3, [r3, #0]
 800780a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800780e:	682a      	ldr	r2, [r5, #0]
 8007810:	686b      	ldr	r3, [r5, #4]
 8007812:	3201      	adds	r2, #1
 8007814:	602a      	str	r2, [r5, #0]
 8007816:	68a2      	ldr	r2, [r4, #8]
 8007818:	3b01      	subs	r3, #1
 800781a:	3a01      	subs	r2, #1
 800781c:	606b      	str	r3, [r5, #4]
 800781e:	3701      	adds	r7, #1
 8007820:	60a2      	str	r2, [r4, #8]
 8007822:	b142      	cbz	r2, 8007836 <_scanf_chars+0x8e>
 8007824:	2b00      	cmp	r3, #0
 8007826:	dcd7      	bgt.n	80077d8 <_scanf_chars+0x30>
 8007828:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800782c:	4629      	mov	r1, r5
 800782e:	4640      	mov	r0, r8
 8007830:	4798      	blx	r3
 8007832:	2800      	cmp	r0, #0
 8007834:	d0d0      	beq.n	80077d8 <_scanf_chars+0x30>
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	f013 0310 	ands.w	r3, r3, #16
 800783c:	d105      	bne.n	800784a <_scanf_chars+0xa2>
 800783e:	68e2      	ldr	r2, [r4, #12]
 8007840:	3201      	adds	r2, #1
 8007842:	60e2      	str	r2, [r4, #12]
 8007844:	69a2      	ldr	r2, [r4, #24]
 8007846:	b102      	cbz	r2, 800784a <_scanf_chars+0xa2>
 8007848:	7033      	strb	r3, [r6, #0]
 800784a:	6923      	ldr	r3, [r4, #16]
 800784c:	443b      	add	r3, r7
 800784e:	6123      	str	r3, [r4, #16]
 8007850:	2000      	movs	r0, #0
 8007852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007856:	bf00      	nop
 8007858:	08008461 	.word	0x08008461

0800785c <_scanf_i>:
 800785c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007860:	4698      	mov	r8, r3
 8007862:	4b76      	ldr	r3, [pc, #472]	; (8007a3c <_scanf_i+0x1e0>)
 8007864:	460c      	mov	r4, r1
 8007866:	4682      	mov	sl, r0
 8007868:	4616      	mov	r6, r2
 800786a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800786e:	b087      	sub	sp, #28
 8007870:	ab03      	add	r3, sp, #12
 8007872:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007876:	4b72      	ldr	r3, [pc, #456]	; (8007a40 <_scanf_i+0x1e4>)
 8007878:	69a1      	ldr	r1, [r4, #24]
 800787a:	4a72      	ldr	r2, [pc, #456]	; (8007a44 <_scanf_i+0x1e8>)
 800787c:	2903      	cmp	r1, #3
 800787e:	bf18      	it	ne
 8007880:	461a      	movne	r2, r3
 8007882:	68a3      	ldr	r3, [r4, #8]
 8007884:	9201      	str	r2, [sp, #4]
 8007886:	1e5a      	subs	r2, r3, #1
 8007888:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800788c:	bf88      	it	hi
 800788e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007892:	4627      	mov	r7, r4
 8007894:	bf82      	ittt	hi
 8007896:	eb03 0905 	addhi.w	r9, r3, r5
 800789a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800789e:	60a3      	strhi	r3, [r4, #8]
 80078a0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80078a4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80078a8:	bf98      	it	ls
 80078aa:	f04f 0900 	movls.w	r9, #0
 80078ae:	6023      	str	r3, [r4, #0]
 80078b0:	463d      	mov	r5, r7
 80078b2:	f04f 0b00 	mov.w	fp, #0
 80078b6:	6831      	ldr	r1, [r6, #0]
 80078b8:	ab03      	add	r3, sp, #12
 80078ba:	7809      	ldrb	r1, [r1, #0]
 80078bc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80078c0:	2202      	movs	r2, #2
 80078c2:	f7f8 fc8d 	bl	80001e0 <memchr>
 80078c6:	b328      	cbz	r0, 8007914 <_scanf_i+0xb8>
 80078c8:	f1bb 0f01 	cmp.w	fp, #1
 80078cc:	d159      	bne.n	8007982 <_scanf_i+0x126>
 80078ce:	6862      	ldr	r2, [r4, #4]
 80078d0:	b92a      	cbnz	r2, 80078de <_scanf_i+0x82>
 80078d2:	6822      	ldr	r2, [r4, #0]
 80078d4:	2308      	movs	r3, #8
 80078d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078da:	6063      	str	r3, [r4, #4]
 80078dc:	6022      	str	r2, [r4, #0]
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80078e4:	6022      	str	r2, [r4, #0]
 80078e6:	68a2      	ldr	r2, [r4, #8]
 80078e8:	1e51      	subs	r1, r2, #1
 80078ea:	60a1      	str	r1, [r4, #8]
 80078ec:	b192      	cbz	r2, 8007914 <_scanf_i+0xb8>
 80078ee:	6832      	ldr	r2, [r6, #0]
 80078f0:	1c51      	adds	r1, r2, #1
 80078f2:	6031      	str	r1, [r6, #0]
 80078f4:	7812      	ldrb	r2, [r2, #0]
 80078f6:	f805 2b01 	strb.w	r2, [r5], #1
 80078fa:	6872      	ldr	r2, [r6, #4]
 80078fc:	3a01      	subs	r2, #1
 80078fe:	2a00      	cmp	r2, #0
 8007900:	6072      	str	r2, [r6, #4]
 8007902:	dc07      	bgt.n	8007914 <_scanf_i+0xb8>
 8007904:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007908:	4631      	mov	r1, r6
 800790a:	4650      	mov	r0, sl
 800790c:	4790      	blx	r2
 800790e:	2800      	cmp	r0, #0
 8007910:	f040 8085 	bne.w	8007a1e <_scanf_i+0x1c2>
 8007914:	f10b 0b01 	add.w	fp, fp, #1
 8007918:	f1bb 0f03 	cmp.w	fp, #3
 800791c:	d1cb      	bne.n	80078b6 <_scanf_i+0x5a>
 800791e:	6863      	ldr	r3, [r4, #4]
 8007920:	b90b      	cbnz	r3, 8007926 <_scanf_i+0xca>
 8007922:	230a      	movs	r3, #10
 8007924:	6063      	str	r3, [r4, #4]
 8007926:	6863      	ldr	r3, [r4, #4]
 8007928:	4947      	ldr	r1, [pc, #284]	; (8007a48 <_scanf_i+0x1ec>)
 800792a:	6960      	ldr	r0, [r4, #20]
 800792c:	1ac9      	subs	r1, r1, r3
 800792e:	f000 f93b 	bl	8007ba8 <__sccl>
 8007932:	f04f 0b00 	mov.w	fp, #0
 8007936:	68a3      	ldr	r3, [r4, #8]
 8007938:	6822      	ldr	r2, [r4, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d03d      	beq.n	80079ba <_scanf_i+0x15e>
 800793e:	6831      	ldr	r1, [r6, #0]
 8007940:	6960      	ldr	r0, [r4, #20]
 8007942:	f891 c000 	ldrb.w	ip, [r1]
 8007946:	f810 000c 	ldrb.w	r0, [r0, ip]
 800794a:	2800      	cmp	r0, #0
 800794c:	d035      	beq.n	80079ba <_scanf_i+0x15e>
 800794e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007952:	d124      	bne.n	800799e <_scanf_i+0x142>
 8007954:	0510      	lsls	r0, r2, #20
 8007956:	d522      	bpl.n	800799e <_scanf_i+0x142>
 8007958:	f10b 0b01 	add.w	fp, fp, #1
 800795c:	f1b9 0f00 	cmp.w	r9, #0
 8007960:	d003      	beq.n	800796a <_scanf_i+0x10e>
 8007962:	3301      	adds	r3, #1
 8007964:	f109 39ff 	add.w	r9, r9, #4294967295
 8007968:	60a3      	str	r3, [r4, #8]
 800796a:	6873      	ldr	r3, [r6, #4]
 800796c:	3b01      	subs	r3, #1
 800796e:	2b00      	cmp	r3, #0
 8007970:	6073      	str	r3, [r6, #4]
 8007972:	dd1b      	ble.n	80079ac <_scanf_i+0x150>
 8007974:	6833      	ldr	r3, [r6, #0]
 8007976:	3301      	adds	r3, #1
 8007978:	6033      	str	r3, [r6, #0]
 800797a:	68a3      	ldr	r3, [r4, #8]
 800797c:	3b01      	subs	r3, #1
 800797e:	60a3      	str	r3, [r4, #8]
 8007980:	e7d9      	b.n	8007936 <_scanf_i+0xda>
 8007982:	f1bb 0f02 	cmp.w	fp, #2
 8007986:	d1ae      	bne.n	80078e6 <_scanf_i+0x8a>
 8007988:	6822      	ldr	r2, [r4, #0]
 800798a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800798e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007992:	d1bf      	bne.n	8007914 <_scanf_i+0xb8>
 8007994:	2310      	movs	r3, #16
 8007996:	6063      	str	r3, [r4, #4]
 8007998:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800799c:	e7a2      	b.n	80078e4 <_scanf_i+0x88>
 800799e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80079a2:	6022      	str	r2, [r4, #0]
 80079a4:	780b      	ldrb	r3, [r1, #0]
 80079a6:	f805 3b01 	strb.w	r3, [r5], #1
 80079aa:	e7de      	b.n	800796a <_scanf_i+0x10e>
 80079ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80079b0:	4631      	mov	r1, r6
 80079b2:	4650      	mov	r0, sl
 80079b4:	4798      	blx	r3
 80079b6:	2800      	cmp	r0, #0
 80079b8:	d0df      	beq.n	800797a <_scanf_i+0x11e>
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	05db      	lsls	r3, r3, #23
 80079be:	d50d      	bpl.n	80079dc <_scanf_i+0x180>
 80079c0:	42bd      	cmp	r5, r7
 80079c2:	d909      	bls.n	80079d8 <_scanf_i+0x17c>
 80079c4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80079c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079cc:	4632      	mov	r2, r6
 80079ce:	4650      	mov	r0, sl
 80079d0:	4798      	blx	r3
 80079d2:	f105 39ff 	add.w	r9, r5, #4294967295
 80079d6:	464d      	mov	r5, r9
 80079d8:	42bd      	cmp	r5, r7
 80079da:	d02d      	beq.n	8007a38 <_scanf_i+0x1dc>
 80079dc:	6822      	ldr	r2, [r4, #0]
 80079de:	f012 0210 	ands.w	r2, r2, #16
 80079e2:	d113      	bne.n	8007a0c <_scanf_i+0x1b0>
 80079e4:	702a      	strb	r2, [r5, #0]
 80079e6:	6863      	ldr	r3, [r4, #4]
 80079e8:	9e01      	ldr	r6, [sp, #4]
 80079ea:	4639      	mov	r1, r7
 80079ec:	4650      	mov	r0, sl
 80079ee:	47b0      	blx	r6
 80079f0:	6821      	ldr	r1, [r4, #0]
 80079f2:	f8d8 3000 	ldr.w	r3, [r8]
 80079f6:	f011 0f20 	tst.w	r1, #32
 80079fa:	d013      	beq.n	8007a24 <_scanf_i+0x1c8>
 80079fc:	1d1a      	adds	r2, r3, #4
 80079fe:	f8c8 2000 	str.w	r2, [r8]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6018      	str	r0, [r3, #0]
 8007a06:	68e3      	ldr	r3, [r4, #12]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	60e3      	str	r3, [r4, #12]
 8007a0c:	1bed      	subs	r5, r5, r7
 8007a0e:	44ab      	add	fp, r5
 8007a10:	6925      	ldr	r5, [r4, #16]
 8007a12:	445d      	add	r5, fp
 8007a14:	6125      	str	r5, [r4, #16]
 8007a16:	2000      	movs	r0, #0
 8007a18:	b007      	add	sp, #28
 8007a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a1e:	f04f 0b00 	mov.w	fp, #0
 8007a22:	e7ca      	b.n	80079ba <_scanf_i+0x15e>
 8007a24:	1d1a      	adds	r2, r3, #4
 8007a26:	f8c8 2000 	str.w	r2, [r8]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f011 0f01 	tst.w	r1, #1
 8007a30:	bf14      	ite	ne
 8007a32:	8018      	strhne	r0, [r3, #0]
 8007a34:	6018      	streq	r0, [r3, #0]
 8007a36:	e7e6      	b.n	8007a06 <_scanf_i+0x1aa>
 8007a38:	2001      	movs	r0, #1
 8007a3a:	e7ed      	b.n	8007a18 <_scanf_i+0x1bc>
 8007a3c:	080083ac 	.word	0x080083ac
 8007a40:	08007dad 	.word	0x08007dad
 8007a44:	08004a65 	.word	0x08004a65
 8007a48:	08008856 	.word	0x08008856

08007a4c <lflush>:
 8007a4c:	8983      	ldrh	r3, [r0, #12]
 8007a4e:	f003 0309 	and.w	r3, r3, #9
 8007a52:	2b09      	cmp	r3, #9
 8007a54:	d101      	bne.n	8007a5a <lflush+0xe>
 8007a56:	f7fd bf43 	b.w	80058e0 <fflush>
 8007a5a:	2000      	movs	r0, #0
 8007a5c:	4770      	bx	lr
	...

08007a60 <__srefill_r>:
 8007a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a62:	460c      	mov	r4, r1
 8007a64:	4605      	mov	r5, r0
 8007a66:	b118      	cbz	r0, 8007a70 <__srefill_r+0x10>
 8007a68:	6983      	ldr	r3, [r0, #24]
 8007a6a:	b90b      	cbnz	r3, 8007a70 <__srefill_r+0x10>
 8007a6c:	f7fd ffa2 	bl	80059b4 <__sinit>
 8007a70:	4b3b      	ldr	r3, [pc, #236]	; (8007b60 <__srefill_r+0x100>)
 8007a72:	429c      	cmp	r4, r3
 8007a74:	d10a      	bne.n	8007a8c <__srefill_r+0x2c>
 8007a76:	686c      	ldr	r4, [r5, #4]
 8007a78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	6063      	str	r3, [r4, #4]
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	069e      	lsls	r6, r3, #26
 8007a84:	d50c      	bpl.n	8007aa0 <__srefill_r+0x40>
 8007a86:	f04f 30ff 	mov.w	r0, #4294967295
 8007a8a:	e066      	b.n	8007b5a <__srefill_r+0xfa>
 8007a8c:	4b35      	ldr	r3, [pc, #212]	; (8007b64 <__srefill_r+0x104>)
 8007a8e:	429c      	cmp	r4, r3
 8007a90:	d101      	bne.n	8007a96 <__srefill_r+0x36>
 8007a92:	68ac      	ldr	r4, [r5, #8]
 8007a94:	e7f0      	b.n	8007a78 <__srefill_r+0x18>
 8007a96:	4b34      	ldr	r3, [pc, #208]	; (8007b68 <__srefill_r+0x108>)
 8007a98:	429c      	cmp	r4, r3
 8007a9a:	bf08      	it	eq
 8007a9c:	68ec      	ldreq	r4, [r5, #12]
 8007a9e:	e7eb      	b.n	8007a78 <__srefill_r+0x18>
 8007aa0:	0758      	lsls	r0, r3, #29
 8007aa2:	d448      	bmi.n	8007b36 <__srefill_r+0xd6>
 8007aa4:	06d9      	lsls	r1, r3, #27
 8007aa6:	d405      	bmi.n	8007ab4 <__srefill_r+0x54>
 8007aa8:	2309      	movs	r3, #9
 8007aaa:	602b      	str	r3, [r5, #0]
 8007aac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ab0:	81a3      	strh	r3, [r4, #12]
 8007ab2:	e7e8      	b.n	8007a86 <__srefill_r+0x26>
 8007ab4:	071a      	lsls	r2, r3, #28
 8007ab6:	d50b      	bpl.n	8007ad0 <__srefill_r+0x70>
 8007ab8:	4621      	mov	r1, r4
 8007aba:	4628      	mov	r0, r5
 8007abc:	f7fd fed4 	bl	8005868 <_fflush_r>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d1e0      	bne.n	8007a86 <__srefill_r+0x26>
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	60a0      	str	r0, [r4, #8]
 8007ac8:	f023 0308 	bic.w	r3, r3, #8
 8007acc:	81a3      	strh	r3, [r4, #12]
 8007ace:	61a0      	str	r0, [r4, #24]
 8007ad0:	89a3      	ldrh	r3, [r4, #12]
 8007ad2:	f043 0304 	orr.w	r3, r3, #4
 8007ad6:	81a3      	strh	r3, [r4, #12]
 8007ad8:	6923      	ldr	r3, [r4, #16]
 8007ada:	b91b      	cbnz	r3, 8007ae4 <__srefill_r+0x84>
 8007adc:	4621      	mov	r1, r4
 8007ade:	4628      	mov	r0, r5
 8007ae0:	f7fe fbbe 	bl	8006260 <__smakebuf_r>
 8007ae4:	89a6      	ldrh	r6, [r4, #12]
 8007ae6:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8007aea:	07b3      	lsls	r3, r6, #30
 8007aec:	d00f      	beq.n	8007b0e <__srefill_r+0xae>
 8007aee:	2301      	movs	r3, #1
 8007af0:	81a3      	strh	r3, [r4, #12]
 8007af2:	4b1e      	ldr	r3, [pc, #120]	; (8007b6c <__srefill_r+0x10c>)
 8007af4:	491e      	ldr	r1, [pc, #120]	; (8007b70 <__srefill_r+0x110>)
 8007af6:	6818      	ldr	r0, [r3, #0]
 8007af8:	f006 0609 	and.w	r6, r6, #9
 8007afc:	f7fd ffd8 	bl	8005ab0 <_fwalk>
 8007b00:	2e09      	cmp	r6, #9
 8007b02:	81a7      	strh	r7, [r4, #12]
 8007b04:	d103      	bne.n	8007b0e <__srefill_r+0xae>
 8007b06:	4621      	mov	r1, r4
 8007b08:	4628      	mov	r0, r5
 8007b0a:	f7fd fe27 	bl	800575c <__sflush_r>
 8007b0e:	6922      	ldr	r2, [r4, #16]
 8007b10:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b12:	6963      	ldr	r3, [r4, #20]
 8007b14:	6a21      	ldr	r1, [r4, #32]
 8007b16:	6022      	str	r2, [r4, #0]
 8007b18:	4628      	mov	r0, r5
 8007b1a:	47b0      	blx	r6
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	6060      	str	r0, [r4, #4]
 8007b20:	dc1c      	bgt.n	8007b5c <__srefill_r+0xfc>
 8007b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b26:	bf17      	itett	ne
 8007b28:	2200      	movne	r2, #0
 8007b2a:	f043 0320 	orreq.w	r3, r3, #32
 8007b2e:	6062      	strne	r2, [r4, #4]
 8007b30:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8007b34:	e7bc      	b.n	8007ab0 <__srefill_r+0x50>
 8007b36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b38:	2900      	cmp	r1, #0
 8007b3a:	d0cd      	beq.n	8007ad8 <__srefill_r+0x78>
 8007b3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b40:	4299      	cmp	r1, r3
 8007b42:	d002      	beq.n	8007b4a <__srefill_r+0xea>
 8007b44:	4628      	mov	r0, r5
 8007b46:	f7ff f8cb 	bl	8006ce0 <_free_r>
 8007b4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b4c:	6063      	str	r3, [r4, #4]
 8007b4e:	2000      	movs	r0, #0
 8007b50:	6360      	str	r0, [r4, #52]	; 0x34
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d0c0      	beq.n	8007ad8 <__srefill_r+0x78>
 8007b56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007b58:	6023      	str	r3, [r4, #0]
 8007b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	e7fc      	b.n	8007b5a <__srefill_r+0xfa>
 8007b60:	08008614 	.word	0x08008614
 8007b64:	08008634 	.word	0x08008634
 8007b68:	080085f4 	.word	0x080085f4
 8007b6c:	080083d0 	.word	0x080083d0
 8007b70:	08007a4d 	.word	0x08007a4d
 8007b74:	00000000 	.word	0x00000000

08007b78 <nan>:
 8007b78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007b80 <nan+0x8>
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	00000000 	.word	0x00000000
 8007b84:	7ff80000 	.word	0x7ff80000

08007b88 <_sbrk_r>:
 8007b88:	b538      	push	{r3, r4, r5, lr}
 8007b8a:	4d06      	ldr	r5, [pc, #24]	; (8007ba4 <_sbrk_r+0x1c>)
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4604      	mov	r4, r0
 8007b90:	4608      	mov	r0, r1
 8007b92:	602b      	str	r3, [r5, #0]
 8007b94:	f7f9 fc58 	bl	8001448 <_sbrk>
 8007b98:	1c43      	adds	r3, r0, #1
 8007b9a:	d102      	bne.n	8007ba2 <_sbrk_r+0x1a>
 8007b9c:	682b      	ldr	r3, [r5, #0]
 8007b9e:	b103      	cbz	r3, 8007ba2 <_sbrk_r+0x1a>
 8007ba0:	6023      	str	r3, [r4, #0]
 8007ba2:	bd38      	pop	{r3, r4, r5, pc}
 8007ba4:	20000254 	.word	0x20000254

08007ba8 <__sccl>:
 8007ba8:	b570      	push	{r4, r5, r6, lr}
 8007baa:	780b      	ldrb	r3, [r1, #0]
 8007bac:	4604      	mov	r4, r0
 8007bae:	2b5e      	cmp	r3, #94	; 0x5e
 8007bb0:	bf0b      	itete	eq
 8007bb2:	784b      	ldrbeq	r3, [r1, #1]
 8007bb4:	1c48      	addne	r0, r1, #1
 8007bb6:	1c88      	addeq	r0, r1, #2
 8007bb8:	2200      	movne	r2, #0
 8007bba:	bf08      	it	eq
 8007bbc:	2201      	moveq	r2, #1
 8007bbe:	1e61      	subs	r1, r4, #1
 8007bc0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007bc4:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007bc8:	42a9      	cmp	r1, r5
 8007bca:	d1fb      	bne.n	8007bc4 <__sccl+0x1c>
 8007bcc:	b90b      	cbnz	r3, 8007bd2 <__sccl+0x2a>
 8007bce:	3801      	subs	r0, #1
 8007bd0:	bd70      	pop	{r4, r5, r6, pc}
 8007bd2:	f082 0201 	eor.w	r2, r2, #1
 8007bd6:	54e2      	strb	r2, [r4, r3]
 8007bd8:	4605      	mov	r5, r0
 8007bda:	4628      	mov	r0, r5
 8007bdc:	f810 1b01 	ldrb.w	r1, [r0], #1
 8007be0:	292d      	cmp	r1, #45	; 0x2d
 8007be2:	d006      	beq.n	8007bf2 <__sccl+0x4a>
 8007be4:	295d      	cmp	r1, #93	; 0x5d
 8007be6:	d0f3      	beq.n	8007bd0 <__sccl+0x28>
 8007be8:	b909      	cbnz	r1, 8007bee <__sccl+0x46>
 8007bea:	4628      	mov	r0, r5
 8007bec:	e7f0      	b.n	8007bd0 <__sccl+0x28>
 8007bee:	460b      	mov	r3, r1
 8007bf0:	e7f1      	b.n	8007bd6 <__sccl+0x2e>
 8007bf2:	786e      	ldrb	r6, [r5, #1]
 8007bf4:	2e5d      	cmp	r6, #93	; 0x5d
 8007bf6:	d0fa      	beq.n	8007bee <__sccl+0x46>
 8007bf8:	42b3      	cmp	r3, r6
 8007bfa:	dcf8      	bgt.n	8007bee <__sccl+0x46>
 8007bfc:	3502      	adds	r5, #2
 8007bfe:	4619      	mov	r1, r3
 8007c00:	3101      	adds	r1, #1
 8007c02:	428e      	cmp	r6, r1
 8007c04:	5462      	strb	r2, [r4, r1]
 8007c06:	dcfb      	bgt.n	8007c00 <__sccl+0x58>
 8007c08:	1af1      	subs	r1, r6, r3
 8007c0a:	3901      	subs	r1, #1
 8007c0c:	1c58      	adds	r0, r3, #1
 8007c0e:	42b3      	cmp	r3, r6
 8007c10:	bfa8      	it	ge
 8007c12:	2100      	movge	r1, #0
 8007c14:	1843      	adds	r3, r0, r1
 8007c16:	e7e0      	b.n	8007bda <__sccl+0x32>

08007c18 <__sread>:
 8007c18:	b510      	push	{r4, lr}
 8007c1a:	460c      	mov	r4, r1
 8007c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c20:	f000 fb42 	bl	80082a8 <_read_r>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	bfab      	itete	ge
 8007c28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8007c2c:	181b      	addge	r3, r3, r0
 8007c2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c32:	bfac      	ite	ge
 8007c34:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c36:	81a3      	strhlt	r3, [r4, #12]
 8007c38:	bd10      	pop	{r4, pc}

08007c3a <__swrite>:
 8007c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3e:	461f      	mov	r7, r3
 8007c40:	898b      	ldrh	r3, [r1, #12]
 8007c42:	05db      	lsls	r3, r3, #23
 8007c44:	4605      	mov	r5, r0
 8007c46:	460c      	mov	r4, r1
 8007c48:	4616      	mov	r6, r2
 8007c4a:	d505      	bpl.n	8007c58 <__swrite+0x1e>
 8007c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c50:	2302      	movs	r3, #2
 8007c52:	2200      	movs	r2, #0
 8007c54:	f000 fac0 	bl	80081d8 <_lseek_r>
 8007c58:	89a3      	ldrh	r3, [r4, #12]
 8007c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	4632      	mov	r2, r6
 8007c66:	463b      	mov	r3, r7
 8007c68:	4628      	mov	r0, r5
 8007c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c6e:	f000 b9d1 	b.w	8008014 <_write_r>

08007c72 <__sseek>:
 8007c72:	b510      	push	{r4, lr}
 8007c74:	460c      	mov	r4, r1
 8007c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c7a:	f000 faad 	bl	80081d8 <_lseek_r>
 8007c7e:	1c43      	adds	r3, r0, #1
 8007c80:	89a3      	ldrh	r3, [r4, #12]
 8007c82:	bf15      	itete	ne
 8007c84:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c8e:	81a3      	strheq	r3, [r4, #12]
 8007c90:	bf18      	it	ne
 8007c92:	81a3      	strhne	r3, [r4, #12]
 8007c94:	bd10      	pop	{r4, pc}

08007c96 <__sclose>:
 8007c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c9a:	f000 ba59 	b.w	8008150 <_close_r>

08007c9e <strncmp>:
 8007c9e:	b510      	push	{r4, lr}
 8007ca0:	b17a      	cbz	r2, 8007cc2 <strncmp+0x24>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	3901      	subs	r1, #1
 8007ca6:	1884      	adds	r4, r0, r2
 8007ca8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007cac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007cb0:	4290      	cmp	r0, r2
 8007cb2:	d101      	bne.n	8007cb8 <strncmp+0x1a>
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	d101      	bne.n	8007cbc <strncmp+0x1e>
 8007cb8:	1a80      	subs	r0, r0, r2
 8007cba:	bd10      	pop	{r4, pc}
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d1f3      	bne.n	8007ca8 <strncmp+0xa>
 8007cc0:	e7fa      	b.n	8007cb8 <strncmp+0x1a>
 8007cc2:	4610      	mov	r0, r2
 8007cc4:	e7f9      	b.n	8007cba <strncmp+0x1c>
	...

08007cc8 <_strtoul_l.constprop.0>:
 8007cc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ccc:	4f36      	ldr	r7, [pc, #216]	; (8007da8 <_strtoul_l.constprop.0+0xe0>)
 8007cce:	4686      	mov	lr, r0
 8007cd0:	460d      	mov	r5, r1
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cd8:	5de6      	ldrb	r6, [r4, r7]
 8007cda:	f016 0608 	ands.w	r6, r6, #8
 8007cde:	d1f8      	bne.n	8007cd2 <_strtoul_l.constprop.0+0xa>
 8007ce0:	2c2d      	cmp	r4, #45	; 0x2d
 8007ce2:	d12f      	bne.n	8007d44 <_strtoul_l.constprop.0+0x7c>
 8007ce4:	782c      	ldrb	r4, [r5, #0]
 8007ce6:	2601      	movs	r6, #1
 8007ce8:	1c85      	adds	r5, r0, #2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d057      	beq.n	8007d9e <_strtoul_l.constprop.0+0xd6>
 8007cee:	2b10      	cmp	r3, #16
 8007cf0:	d109      	bne.n	8007d06 <_strtoul_l.constprop.0+0x3e>
 8007cf2:	2c30      	cmp	r4, #48	; 0x30
 8007cf4:	d107      	bne.n	8007d06 <_strtoul_l.constprop.0+0x3e>
 8007cf6:	7828      	ldrb	r0, [r5, #0]
 8007cf8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007cfc:	2858      	cmp	r0, #88	; 0x58
 8007cfe:	d149      	bne.n	8007d94 <_strtoul_l.constprop.0+0xcc>
 8007d00:	786c      	ldrb	r4, [r5, #1]
 8007d02:	2310      	movs	r3, #16
 8007d04:	3502      	adds	r5, #2
 8007d06:	f04f 38ff 	mov.w	r8, #4294967295
 8007d0a:	2700      	movs	r7, #0
 8007d0c:	fbb8 f8f3 	udiv	r8, r8, r3
 8007d10:	fb03 f908 	mul.w	r9, r3, r8
 8007d14:	ea6f 0909 	mvn.w	r9, r9
 8007d18:	4638      	mov	r0, r7
 8007d1a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007d1e:	f1bc 0f09 	cmp.w	ip, #9
 8007d22:	d814      	bhi.n	8007d4e <_strtoul_l.constprop.0+0x86>
 8007d24:	4664      	mov	r4, ip
 8007d26:	42a3      	cmp	r3, r4
 8007d28:	dd22      	ble.n	8007d70 <_strtoul_l.constprop.0+0xa8>
 8007d2a:	2f00      	cmp	r7, #0
 8007d2c:	db1d      	blt.n	8007d6a <_strtoul_l.constprop.0+0xa2>
 8007d2e:	4580      	cmp	r8, r0
 8007d30:	d31b      	bcc.n	8007d6a <_strtoul_l.constprop.0+0xa2>
 8007d32:	d101      	bne.n	8007d38 <_strtoul_l.constprop.0+0x70>
 8007d34:	45a1      	cmp	r9, r4
 8007d36:	db18      	blt.n	8007d6a <_strtoul_l.constprop.0+0xa2>
 8007d38:	fb00 4003 	mla	r0, r0, r3, r4
 8007d3c:	2701      	movs	r7, #1
 8007d3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d42:	e7ea      	b.n	8007d1a <_strtoul_l.constprop.0+0x52>
 8007d44:	2c2b      	cmp	r4, #43	; 0x2b
 8007d46:	bf04      	itt	eq
 8007d48:	782c      	ldrbeq	r4, [r5, #0]
 8007d4a:	1c85      	addeq	r5, r0, #2
 8007d4c:	e7cd      	b.n	8007cea <_strtoul_l.constprop.0+0x22>
 8007d4e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007d52:	f1bc 0f19 	cmp.w	ip, #25
 8007d56:	d801      	bhi.n	8007d5c <_strtoul_l.constprop.0+0x94>
 8007d58:	3c37      	subs	r4, #55	; 0x37
 8007d5a:	e7e4      	b.n	8007d26 <_strtoul_l.constprop.0+0x5e>
 8007d5c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007d60:	f1bc 0f19 	cmp.w	ip, #25
 8007d64:	d804      	bhi.n	8007d70 <_strtoul_l.constprop.0+0xa8>
 8007d66:	3c57      	subs	r4, #87	; 0x57
 8007d68:	e7dd      	b.n	8007d26 <_strtoul_l.constprop.0+0x5e>
 8007d6a:	f04f 37ff 	mov.w	r7, #4294967295
 8007d6e:	e7e6      	b.n	8007d3e <_strtoul_l.constprop.0+0x76>
 8007d70:	2f00      	cmp	r7, #0
 8007d72:	da07      	bge.n	8007d84 <_strtoul_l.constprop.0+0xbc>
 8007d74:	2322      	movs	r3, #34	; 0x22
 8007d76:	f8ce 3000 	str.w	r3, [lr]
 8007d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d7e:	b932      	cbnz	r2, 8007d8e <_strtoul_l.constprop.0+0xc6>
 8007d80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d84:	b106      	cbz	r6, 8007d88 <_strtoul_l.constprop.0+0xc0>
 8007d86:	4240      	negs	r0, r0
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	d0f9      	beq.n	8007d80 <_strtoul_l.constprop.0+0xb8>
 8007d8c:	b107      	cbz	r7, 8007d90 <_strtoul_l.constprop.0+0xc8>
 8007d8e:	1e69      	subs	r1, r5, #1
 8007d90:	6011      	str	r1, [r2, #0]
 8007d92:	e7f5      	b.n	8007d80 <_strtoul_l.constprop.0+0xb8>
 8007d94:	2430      	movs	r4, #48	; 0x30
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1b5      	bne.n	8007d06 <_strtoul_l.constprop.0+0x3e>
 8007d9a:	2308      	movs	r3, #8
 8007d9c:	e7b3      	b.n	8007d06 <_strtoul_l.constprop.0+0x3e>
 8007d9e:	2c30      	cmp	r4, #48	; 0x30
 8007da0:	d0a9      	beq.n	8007cf6 <_strtoul_l.constprop.0+0x2e>
 8007da2:	230a      	movs	r3, #10
 8007da4:	e7af      	b.n	8007d06 <_strtoul_l.constprop.0+0x3e>
 8007da6:	bf00      	nop
 8007da8:	08008461 	.word	0x08008461

08007dac <_strtoul_r>:
 8007dac:	f7ff bf8c 	b.w	8007cc8 <_strtoul_l.constprop.0>

08007db0 <__submore>:
 8007db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007db4:	460c      	mov	r4, r1
 8007db6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007db8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dbc:	4299      	cmp	r1, r3
 8007dbe:	d11d      	bne.n	8007dfc <__submore+0x4c>
 8007dc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007dc4:	f7fe fff8 	bl	8006db8 <_malloc_r>
 8007dc8:	b918      	cbnz	r0, 8007dd2 <__submore+0x22>
 8007dca:	f04f 30ff 	mov.w	r0, #4294967295
 8007dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dd6:	63a3      	str	r3, [r4, #56]	; 0x38
 8007dd8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007ddc:	6360      	str	r0, [r4, #52]	; 0x34
 8007dde:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007de2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007de6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8007dea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007dee:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007df2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007df6:	6020      	str	r0, [r4, #0]
 8007df8:	2000      	movs	r0, #0
 8007dfa:	e7e8      	b.n	8007dce <__submore+0x1e>
 8007dfc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007dfe:	0077      	lsls	r7, r6, #1
 8007e00:	463a      	mov	r2, r7
 8007e02:	f000 fa21 	bl	8008248 <_realloc_r>
 8007e06:	4605      	mov	r5, r0
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	d0de      	beq.n	8007dca <__submore+0x1a>
 8007e0c:	eb00 0806 	add.w	r8, r0, r6
 8007e10:	4601      	mov	r1, r0
 8007e12:	4632      	mov	r2, r6
 8007e14:	4640      	mov	r0, r8
 8007e16:	f7fe fa7d 	bl	8006314 <memcpy>
 8007e1a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8007e1e:	f8c4 8000 	str.w	r8, [r4]
 8007e22:	e7e9      	b.n	8007df8 <__submore+0x48>

08007e24 <_ungetc_r>:
 8007e24:	b570      	push	{r4, r5, r6, lr}
 8007e26:	4614      	mov	r4, r2
 8007e28:	1c4a      	adds	r2, r1, #1
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	460d      	mov	r5, r1
 8007e2e:	d103      	bne.n	8007e38 <_ungetc_r+0x14>
 8007e30:	f04f 35ff 	mov.w	r5, #4294967295
 8007e34:	4628      	mov	r0, r5
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	b118      	cbz	r0, 8007e42 <_ungetc_r+0x1e>
 8007e3a:	6983      	ldr	r3, [r0, #24]
 8007e3c:	b90b      	cbnz	r3, 8007e42 <_ungetc_r+0x1e>
 8007e3e:	f7fd fdb9 	bl	80059b4 <__sinit>
 8007e42:	4b41      	ldr	r3, [pc, #260]	; (8007f48 <_ungetc_r+0x124>)
 8007e44:	429c      	cmp	r4, r3
 8007e46:	d11d      	bne.n	8007e84 <_ungetc_r+0x60>
 8007e48:	6874      	ldr	r4, [r6, #4]
 8007e4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e4c:	07db      	lsls	r3, r3, #31
 8007e4e:	d405      	bmi.n	8007e5c <_ungetc_r+0x38>
 8007e50:	89a3      	ldrh	r3, [r4, #12]
 8007e52:	0598      	lsls	r0, r3, #22
 8007e54:	d402      	bmi.n	8007e5c <_ungetc_r+0x38>
 8007e56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e58:	f7fe f9db 	bl	8006212 <__retarget_lock_acquire_recursive>
 8007e5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e60:	f023 0320 	bic.w	r3, r3, #32
 8007e64:	0759      	lsls	r1, r3, #29
 8007e66:	81a3      	strh	r3, [r4, #12]
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	d42d      	bmi.n	8007ec8 <_ungetc_r+0xa4>
 8007e6c:	06d3      	lsls	r3, r2, #27
 8007e6e:	d413      	bmi.n	8007e98 <_ungetc_r+0x74>
 8007e70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e72:	07dd      	lsls	r5, r3, #31
 8007e74:	d4dc      	bmi.n	8007e30 <_ungetc_r+0xc>
 8007e76:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007e7a:	d1d9      	bne.n	8007e30 <_ungetc_r+0xc>
 8007e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e7e:	f7fe f9c9 	bl	8006214 <__retarget_lock_release_recursive>
 8007e82:	e7d5      	b.n	8007e30 <_ungetc_r+0xc>
 8007e84:	4b31      	ldr	r3, [pc, #196]	; (8007f4c <_ungetc_r+0x128>)
 8007e86:	429c      	cmp	r4, r3
 8007e88:	d101      	bne.n	8007e8e <_ungetc_r+0x6a>
 8007e8a:	68b4      	ldr	r4, [r6, #8]
 8007e8c:	e7dd      	b.n	8007e4a <_ungetc_r+0x26>
 8007e8e:	4b30      	ldr	r3, [pc, #192]	; (8007f50 <_ungetc_r+0x12c>)
 8007e90:	429c      	cmp	r4, r3
 8007e92:	bf08      	it	eq
 8007e94:	68f4      	ldreq	r4, [r6, #12]
 8007e96:	e7d8      	b.n	8007e4a <_ungetc_r+0x26>
 8007e98:	0710      	lsls	r0, r2, #28
 8007e9a:	d511      	bpl.n	8007ec0 <_ungetc_r+0x9c>
 8007e9c:	4621      	mov	r1, r4
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	f7fd fce2 	bl	8005868 <_fflush_r>
 8007ea4:	b130      	cbz	r0, 8007eb4 <_ungetc_r+0x90>
 8007ea6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ea8:	07d9      	lsls	r1, r3, #31
 8007eaa:	d4c1      	bmi.n	8007e30 <_ungetc_r+0xc>
 8007eac:	89a3      	ldrh	r3, [r4, #12]
 8007eae:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007eb2:	e7e2      	b.n	8007e7a <_ungetc_r+0x56>
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	60a0      	str	r0, [r4, #8]
 8007eb8:	f023 0308 	bic.w	r3, r3, #8
 8007ebc:	81a3      	strh	r3, [r4, #12]
 8007ebe:	61a0      	str	r0, [r4, #24]
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	f043 0304 	orr.w	r3, r3, #4
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007eca:	6862      	ldr	r2, [r4, #4]
 8007ecc:	b2ed      	uxtb	r5, r5
 8007ece:	b1d3      	cbz	r3, 8007f06 <_ungetc_r+0xe2>
 8007ed0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	dc05      	bgt.n	8007ee2 <_ungetc_r+0xbe>
 8007ed6:	4621      	mov	r1, r4
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f7ff ff69 	bl	8007db0 <__submore>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d1e1      	bne.n	8007ea6 <_ungetc_r+0x82>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	1e5a      	subs	r2, r3, #1
 8007ee6:	6022      	str	r2, [r4, #0]
 8007ee8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007eec:	6863      	ldr	r3, [r4, #4]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	6063      	str	r3, [r4, #4]
 8007ef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ef4:	07da      	lsls	r2, r3, #31
 8007ef6:	d49d      	bmi.n	8007e34 <_ungetc_r+0x10>
 8007ef8:	89a3      	ldrh	r3, [r4, #12]
 8007efa:	059b      	lsls	r3, r3, #22
 8007efc:	d49a      	bmi.n	8007e34 <_ungetc_r+0x10>
 8007efe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f00:	f7fe f988 	bl	8006214 <__retarget_lock_release_recursive>
 8007f04:	e796      	b.n	8007e34 <_ungetc_r+0x10>
 8007f06:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007f08:	6920      	ldr	r0, [r4, #16]
 8007f0a:	6823      	ldr	r3, [r4, #0]
 8007f0c:	f001 0101 	and.w	r1, r1, #1
 8007f10:	b160      	cbz	r0, 8007f2c <_ungetc_r+0x108>
 8007f12:	4298      	cmp	r0, r3
 8007f14:	d20a      	bcs.n	8007f2c <_ungetc_r+0x108>
 8007f16:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8007f1a:	42a8      	cmp	r0, r5
 8007f1c:	d106      	bne.n	8007f2c <_ungetc_r+0x108>
 8007f1e:	3b01      	subs	r3, #1
 8007f20:	3201      	adds	r2, #1
 8007f22:	6023      	str	r3, [r4, #0]
 8007f24:	6062      	str	r2, [r4, #4]
 8007f26:	2900      	cmp	r1, #0
 8007f28:	d184      	bne.n	8007e34 <_ungetc_r+0x10>
 8007f2a:	e7e5      	b.n	8007ef8 <_ungetc_r+0xd4>
 8007f2c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007f30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f34:	6363      	str	r3, [r4, #52]	; 0x34
 8007f36:	2303      	movs	r3, #3
 8007f38:	63a3      	str	r3, [r4, #56]	; 0x38
 8007f3a:	4623      	mov	r3, r4
 8007f3c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007f40:	6023      	str	r3, [r4, #0]
 8007f42:	2301      	movs	r3, #1
 8007f44:	6063      	str	r3, [r4, #4]
 8007f46:	e7ee      	b.n	8007f26 <_ungetc_r+0x102>
 8007f48:	08008614 	.word	0x08008614
 8007f4c:	08008634 	.word	0x08008634
 8007f50:	080085f4 	.word	0x080085f4

08007f54 <__swbuf_r>:
 8007f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f56:	460e      	mov	r6, r1
 8007f58:	4614      	mov	r4, r2
 8007f5a:	4605      	mov	r5, r0
 8007f5c:	b118      	cbz	r0, 8007f66 <__swbuf_r+0x12>
 8007f5e:	6983      	ldr	r3, [r0, #24]
 8007f60:	b90b      	cbnz	r3, 8007f66 <__swbuf_r+0x12>
 8007f62:	f7fd fd27 	bl	80059b4 <__sinit>
 8007f66:	4b21      	ldr	r3, [pc, #132]	; (8007fec <__swbuf_r+0x98>)
 8007f68:	429c      	cmp	r4, r3
 8007f6a:	d12b      	bne.n	8007fc4 <__swbuf_r+0x70>
 8007f6c:	686c      	ldr	r4, [r5, #4]
 8007f6e:	69a3      	ldr	r3, [r4, #24]
 8007f70:	60a3      	str	r3, [r4, #8]
 8007f72:	89a3      	ldrh	r3, [r4, #12]
 8007f74:	071a      	lsls	r2, r3, #28
 8007f76:	d52f      	bpl.n	8007fd8 <__swbuf_r+0x84>
 8007f78:	6923      	ldr	r3, [r4, #16]
 8007f7a:	b36b      	cbz	r3, 8007fd8 <__swbuf_r+0x84>
 8007f7c:	6923      	ldr	r3, [r4, #16]
 8007f7e:	6820      	ldr	r0, [r4, #0]
 8007f80:	1ac0      	subs	r0, r0, r3
 8007f82:	6963      	ldr	r3, [r4, #20]
 8007f84:	b2f6      	uxtb	r6, r6
 8007f86:	4283      	cmp	r3, r0
 8007f88:	4637      	mov	r7, r6
 8007f8a:	dc04      	bgt.n	8007f96 <__swbuf_r+0x42>
 8007f8c:	4621      	mov	r1, r4
 8007f8e:	4628      	mov	r0, r5
 8007f90:	f7fd fc6a 	bl	8005868 <_fflush_r>
 8007f94:	bb30      	cbnz	r0, 8007fe4 <__swbuf_r+0x90>
 8007f96:	68a3      	ldr	r3, [r4, #8]
 8007f98:	3b01      	subs	r3, #1
 8007f9a:	60a3      	str	r3, [r4, #8]
 8007f9c:	6823      	ldr	r3, [r4, #0]
 8007f9e:	1c5a      	adds	r2, r3, #1
 8007fa0:	6022      	str	r2, [r4, #0]
 8007fa2:	701e      	strb	r6, [r3, #0]
 8007fa4:	6963      	ldr	r3, [r4, #20]
 8007fa6:	3001      	adds	r0, #1
 8007fa8:	4283      	cmp	r3, r0
 8007faa:	d004      	beq.n	8007fb6 <__swbuf_r+0x62>
 8007fac:	89a3      	ldrh	r3, [r4, #12]
 8007fae:	07db      	lsls	r3, r3, #31
 8007fb0:	d506      	bpl.n	8007fc0 <__swbuf_r+0x6c>
 8007fb2:	2e0a      	cmp	r6, #10
 8007fb4:	d104      	bne.n	8007fc0 <__swbuf_r+0x6c>
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	4628      	mov	r0, r5
 8007fba:	f7fd fc55 	bl	8005868 <_fflush_r>
 8007fbe:	b988      	cbnz	r0, 8007fe4 <__swbuf_r+0x90>
 8007fc0:	4638      	mov	r0, r7
 8007fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc4:	4b0a      	ldr	r3, [pc, #40]	; (8007ff0 <__swbuf_r+0x9c>)
 8007fc6:	429c      	cmp	r4, r3
 8007fc8:	d101      	bne.n	8007fce <__swbuf_r+0x7a>
 8007fca:	68ac      	ldr	r4, [r5, #8]
 8007fcc:	e7cf      	b.n	8007f6e <__swbuf_r+0x1a>
 8007fce:	4b09      	ldr	r3, [pc, #36]	; (8007ff4 <__swbuf_r+0xa0>)
 8007fd0:	429c      	cmp	r4, r3
 8007fd2:	bf08      	it	eq
 8007fd4:	68ec      	ldreq	r4, [r5, #12]
 8007fd6:	e7ca      	b.n	8007f6e <__swbuf_r+0x1a>
 8007fd8:	4621      	mov	r1, r4
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f000 f82c 	bl	8008038 <__swsetup_r>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d0cb      	beq.n	8007f7c <__swbuf_r+0x28>
 8007fe4:	f04f 37ff 	mov.w	r7, #4294967295
 8007fe8:	e7ea      	b.n	8007fc0 <__swbuf_r+0x6c>
 8007fea:	bf00      	nop
 8007fec:	08008614 	.word	0x08008614
 8007ff0:	08008634 	.word	0x08008634
 8007ff4:	080085f4 	.word	0x080085f4

08007ff8 <__ascii_wctomb>:
 8007ff8:	b149      	cbz	r1, 800800e <__ascii_wctomb+0x16>
 8007ffa:	2aff      	cmp	r2, #255	; 0xff
 8007ffc:	bf85      	ittet	hi
 8007ffe:	238a      	movhi	r3, #138	; 0x8a
 8008000:	6003      	strhi	r3, [r0, #0]
 8008002:	700a      	strbls	r2, [r1, #0]
 8008004:	f04f 30ff 	movhi.w	r0, #4294967295
 8008008:	bf98      	it	ls
 800800a:	2001      	movls	r0, #1
 800800c:	4770      	bx	lr
 800800e:	4608      	mov	r0, r1
 8008010:	4770      	bx	lr
	...

08008014 <_write_r>:
 8008014:	b538      	push	{r3, r4, r5, lr}
 8008016:	4d07      	ldr	r5, [pc, #28]	; (8008034 <_write_r+0x20>)
 8008018:	4604      	mov	r4, r0
 800801a:	4608      	mov	r0, r1
 800801c:	4611      	mov	r1, r2
 800801e:	2200      	movs	r2, #0
 8008020:	602a      	str	r2, [r5, #0]
 8008022:	461a      	mov	r2, r3
 8008024:	f7f9 f860 	bl	80010e8 <_write>
 8008028:	1c43      	adds	r3, r0, #1
 800802a:	d102      	bne.n	8008032 <_write_r+0x1e>
 800802c:	682b      	ldr	r3, [r5, #0]
 800802e:	b103      	cbz	r3, 8008032 <_write_r+0x1e>
 8008030:	6023      	str	r3, [r4, #0]
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	20000254 	.word	0x20000254

08008038 <__swsetup_r>:
 8008038:	4b32      	ldr	r3, [pc, #200]	; (8008104 <__swsetup_r+0xcc>)
 800803a:	b570      	push	{r4, r5, r6, lr}
 800803c:	681d      	ldr	r5, [r3, #0]
 800803e:	4606      	mov	r6, r0
 8008040:	460c      	mov	r4, r1
 8008042:	b125      	cbz	r5, 800804e <__swsetup_r+0x16>
 8008044:	69ab      	ldr	r3, [r5, #24]
 8008046:	b913      	cbnz	r3, 800804e <__swsetup_r+0x16>
 8008048:	4628      	mov	r0, r5
 800804a:	f7fd fcb3 	bl	80059b4 <__sinit>
 800804e:	4b2e      	ldr	r3, [pc, #184]	; (8008108 <__swsetup_r+0xd0>)
 8008050:	429c      	cmp	r4, r3
 8008052:	d10f      	bne.n	8008074 <__swsetup_r+0x3c>
 8008054:	686c      	ldr	r4, [r5, #4]
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800805c:	0719      	lsls	r1, r3, #28
 800805e:	d42c      	bmi.n	80080ba <__swsetup_r+0x82>
 8008060:	06dd      	lsls	r5, r3, #27
 8008062:	d411      	bmi.n	8008088 <__swsetup_r+0x50>
 8008064:	2309      	movs	r3, #9
 8008066:	6033      	str	r3, [r6, #0]
 8008068:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800806c:	81a3      	strh	r3, [r4, #12]
 800806e:	f04f 30ff 	mov.w	r0, #4294967295
 8008072:	e03e      	b.n	80080f2 <__swsetup_r+0xba>
 8008074:	4b25      	ldr	r3, [pc, #148]	; (800810c <__swsetup_r+0xd4>)
 8008076:	429c      	cmp	r4, r3
 8008078:	d101      	bne.n	800807e <__swsetup_r+0x46>
 800807a:	68ac      	ldr	r4, [r5, #8]
 800807c:	e7eb      	b.n	8008056 <__swsetup_r+0x1e>
 800807e:	4b24      	ldr	r3, [pc, #144]	; (8008110 <__swsetup_r+0xd8>)
 8008080:	429c      	cmp	r4, r3
 8008082:	bf08      	it	eq
 8008084:	68ec      	ldreq	r4, [r5, #12]
 8008086:	e7e6      	b.n	8008056 <__swsetup_r+0x1e>
 8008088:	0758      	lsls	r0, r3, #29
 800808a:	d512      	bpl.n	80080b2 <__swsetup_r+0x7a>
 800808c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800808e:	b141      	cbz	r1, 80080a2 <__swsetup_r+0x6a>
 8008090:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008094:	4299      	cmp	r1, r3
 8008096:	d002      	beq.n	800809e <__swsetup_r+0x66>
 8008098:	4630      	mov	r0, r6
 800809a:	f7fe fe21 	bl	8006ce0 <_free_r>
 800809e:	2300      	movs	r3, #0
 80080a0:	6363      	str	r3, [r4, #52]	; 0x34
 80080a2:	89a3      	ldrh	r3, [r4, #12]
 80080a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080a8:	81a3      	strh	r3, [r4, #12]
 80080aa:	2300      	movs	r3, #0
 80080ac:	6063      	str	r3, [r4, #4]
 80080ae:	6923      	ldr	r3, [r4, #16]
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	89a3      	ldrh	r3, [r4, #12]
 80080b4:	f043 0308 	orr.w	r3, r3, #8
 80080b8:	81a3      	strh	r3, [r4, #12]
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	b94b      	cbnz	r3, 80080d2 <__swsetup_r+0x9a>
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080c8:	d003      	beq.n	80080d2 <__swsetup_r+0x9a>
 80080ca:	4621      	mov	r1, r4
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7fe f8c7 	bl	8006260 <__smakebuf_r>
 80080d2:	89a0      	ldrh	r0, [r4, #12]
 80080d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080d8:	f010 0301 	ands.w	r3, r0, #1
 80080dc:	d00a      	beq.n	80080f4 <__swsetup_r+0xbc>
 80080de:	2300      	movs	r3, #0
 80080e0:	60a3      	str	r3, [r4, #8]
 80080e2:	6963      	ldr	r3, [r4, #20]
 80080e4:	425b      	negs	r3, r3
 80080e6:	61a3      	str	r3, [r4, #24]
 80080e8:	6923      	ldr	r3, [r4, #16]
 80080ea:	b943      	cbnz	r3, 80080fe <__swsetup_r+0xc6>
 80080ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080f0:	d1ba      	bne.n	8008068 <__swsetup_r+0x30>
 80080f2:	bd70      	pop	{r4, r5, r6, pc}
 80080f4:	0781      	lsls	r1, r0, #30
 80080f6:	bf58      	it	pl
 80080f8:	6963      	ldrpl	r3, [r4, #20]
 80080fa:	60a3      	str	r3, [r4, #8]
 80080fc:	e7f4      	b.n	80080e8 <__swsetup_r+0xb0>
 80080fe:	2000      	movs	r0, #0
 8008100:	e7f7      	b.n	80080f2 <__swsetup_r+0xba>
 8008102:	bf00      	nop
 8008104:	2000000c 	.word	0x2000000c
 8008108:	08008614 	.word	0x08008614
 800810c:	08008634 	.word	0x08008634
 8008110:	080085f4 	.word	0x080085f4

08008114 <__assert_func>:
 8008114:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008116:	4614      	mov	r4, r2
 8008118:	461a      	mov	r2, r3
 800811a:	4b09      	ldr	r3, [pc, #36]	; (8008140 <__assert_func+0x2c>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4605      	mov	r5, r0
 8008120:	68d8      	ldr	r0, [r3, #12]
 8008122:	b14c      	cbz	r4, 8008138 <__assert_func+0x24>
 8008124:	4b07      	ldr	r3, [pc, #28]	; (8008144 <__assert_func+0x30>)
 8008126:	9100      	str	r1, [sp, #0]
 8008128:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800812c:	4906      	ldr	r1, [pc, #24]	; (8008148 <__assert_func+0x34>)
 800812e:	462b      	mov	r3, r5
 8008130:	f000 f81e 	bl	8008170 <fiprintf>
 8008134:	f000 f8ca 	bl	80082cc <abort>
 8008138:	4b04      	ldr	r3, [pc, #16]	; (800814c <__assert_func+0x38>)
 800813a:	461c      	mov	r4, r3
 800813c:	e7f3      	b.n	8008126 <__assert_func+0x12>
 800813e:	bf00      	nop
 8008140:	2000000c 	.word	0x2000000c
 8008144:	08008858 	.word	0x08008858
 8008148:	08008865 	.word	0x08008865
 800814c:	08008893 	.word	0x08008893

08008150 <_close_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4d06      	ldr	r5, [pc, #24]	; (800816c <_close_r+0x1c>)
 8008154:	2300      	movs	r3, #0
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	602b      	str	r3, [r5, #0]
 800815c:	f7f9 f93f 	bl	80013de <_close>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_close_r+0x1a>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	b103      	cbz	r3, 800816a <_close_r+0x1a>
 8008168:	6023      	str	r3, [r4, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	20000254 	.word	0x20000254

08008170 <fiprintf>:
 8008170:	b40e      	push	{r1, r2, r3}
 8008172:	b503      	push	{r0, r1, lr}
 8008174:	4601      	mov	r1, r0
 8008176:	ab03      	add	r3, sp, #12
 8008178:	4805      	ldr	r0, [pc, #20]	; (8008190 <fiprintf+0x20>)
 800817a:	f853 2b04 	ldr.w	r2, [r3], #4
 800817e:	6800      	ldr	r0, [r0, #0]
 8008180:	9301      	str	r3, [sp, #4]
 8008182:	f7ff f813 	bl	80071ac <_vfiprintf_r>
 8008186:	b002      	add	sp, #8
 8008188:	f85d eb04 	ldr.w	lr, [sp], #4
 800818c:	b003      	add	sp, #12
 800818e:	4770      	bx	lr
 8008190:	2000000c 	.word	0x2000000c

08008194 <_fstat_r>:
 8008194:	b538      	push	{r3, r4, r5, lr}
 8008196:	4d07      	ldr	r5, [pc, #28]	; (80081b4 <_fstat_r+0x20>)
 8008198:	2300      	movs	r3, #0
 800819a:	4604      	mov	r4, r0
 800819c:	4608      	mov	r0, r1
 800819e:	4611      	mov	r1, r2
 80081a0:	602b      	str	r3, [r5, #0]
 80081a2:	f7f9 f928 	bl	80013f6 <_fstat>
 80081a6:	1c43      	adds	r3, r0, #1
 80081a8:	d102      	bne.n	80081b0 <_fstat_r+0x1c>
 80081aa:	682b      	ldr	r3, [r5, #0]
 80081ac:	b103      	cbz	r3, 80081b0 <_fstat_r+0x1c>
 80081ae:	6023      	str	r3, [r4, #0]
 80081b0:	bd38      	pop	{r3, r4, r5, pc}
 80081b2:	bf00      	nop
 80081b4:	20000254 	.word	0x20000254

080081b8 <_isatty_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d06      	ldr	r5, [pc, #24]	; (80081d4 <_isatty_r+0x1c>)
 80081bc:	2300      	movs	r3, #0
 80081be:	4604      	mov	r4, r0
 80081c0:	4608      	mov	r0, r1
 80081c2:	602b      	str	r3, [r5, #0]
 80081c4:	f7f9 f927 	bl	8001416 <_isatty>
 80081c8:	1c43      	adds	r3, r0, #1
 80081ca:	d102      	bne.n	80081d2 <_isatty_r+0x1a>
 80081cc:	682b      	ldr	r3, [r5, #0]
 80081ce:	b103      	cbz	r3, 80081d2 <_isatty_r+0x1a>
 80081d0:	6023      	str	r3, [r4, #0]
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	20000254 	.word	0x20000254

080081d8 <_lseek_r>:
 80081d8:	b538      	push	{r3, r4, r5, lr}
 80081da:	4d07      	ldr	r5, [pc, #28]	; (80081f8 <_lseek_r+0x20>)
 80081dc:	4604      	mov	r4, r0
 80081de:	4608      	mov	r0, r1
 80081e0:	4611      	mov	r1, r2
 80081e2:	2200      	movs	r2, #0
 80081e4:	602a      	str	r2, [r5, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	f7f9 f920 	bl	800142c <_lseek>
 80081ec:	1c43      	adds	r3, r0, #1
 80081ee:	d102      	bne.n	80081f6 <_lseek_r+0x1e>
 80081f0:	682b      	ldr	r3, [r5, #0]
 80081f2:	b103      	cbz	r3, 80081f6 <_lseek_r+0x1e>
 80081f4:	6023      	str	r3, [r4, #0]
 80081f6:	bd38      	pop	{r3, r4, r5, pc}
 80081f8:	20000254 	.word	0x20000254

080081fc <memmove>:
 80081fc:	4288      	cmp	r0, r1
 80081fe:	b510      	push	{r4, lr}
 8008200:	eb01 0402 	add.w	r4, r1, r2
 8008204:	d902      	bls.n	800820c <memmove+0x10>
 8008206:	4284      	cmp	r4, r0
 8008208:	4623      	mov	r3, r4
 800820a:	d807      	bhi.n	800821c <memmove+0x20>
 800820c:	1e43      	subs	r3, r0, #1
 800820e:	42a1      	cmp	r1, r4
 8008210:	d008      	beq.n	8008224 <memmove+0x28>
 8008212:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800821a:	e7f8      	b.n	800820e <memmove+0x12>
 800821c:	4402      	add	r2, r0
 800821e:	4601      	mov	r1, r0
 8008220:	428a      	cmp	r2, r1
 8008222:	d100      	bne.n	8008226 <memmove+0x2a>
 8008224:	bd10      	pop	{r4, pc}
 8008226:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800822a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800822e:	e7f7      	b.n	8008220 <memmove+0x24>

08008230 <__malloc_lock>:
 8008230:	4801      	ldr	r0, [pc, #4]	; (8008238 <__malloc_lock+0x8>)
 8008232:	f7fd bfee 	b.w	8006212 <__retarget_lock_acquire_recursive>
 8008236:	bf00      	nop
 8008238:	20000248 	.word	0x20000248

0800823c <__malloc_unlock>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__malloc_unlock+0x8>)
 800823e:	f7fd bfe9 	b.w	8006214 <__retarget_lock_release_recursive>
 8008242:	bf00      	nop
 8008244:	20000248 	.word	0x20000248

08008248 <_realloc_r>:
 8008248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824c:	4680      	mov	r8, r0
 800824e:	4614      	mov	r4, r2
 8008250:	460e      	mov	r6, r1
 8008252:	b921      	cbnz	r1, 800825e <_realloc_r+0x16>
 8008254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008258:	4611      	mov	r1, r2
 800825a:	f7fe bdad 	b.w	8006db8 <_malloc_r>
 800825e:	b92a      	cbnz	r2, 800826c <_realloc_r+0x24>
 8008260:	f7fe fd3e 	bl	8006ce0 <_free_r>
 8008264:	4625      	mov	r5, r4
 8008266:	4628      	mov	r0, r5
 8008268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800826c:	f000 f835 	bl	80082da <_malloc_usable_size_r>
 8008270:	4284      	cmp	r4, r0
 8008272:	4607      	mov	r7, r0
 8008274:	d802      	bhi.n	800827c <_realloc_r+0x34>
 8008276:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800827a:	d812      	bhi.n	80082a2 <_realloc_r+0x5a>
 800827c:	4621      	mov	r1, r4
 800827e:	4640      	mov	r0, r8
 8008280:	f7fe fd9a 	bl	8006db8 <_malloc_r>
 8008284:	4605      	mov	r5, r0
 8008286:	2800      	cmp	r0, #0
 8008288:	d0ed      	beq.n	8008266 <_realloc_r+0x1e>
 800828a:	42bc      	cmp	r4, r7
 800828c:	4622      	mov	r2, r4
 800828e:	4631      	mov	r1, r6
 8008290:	bf28      	it	cs
 8008292:	463a      	movcs	r2, r7
 8008294:	f7fe f83e 	bl	8006314 <memcpy>
 8008298:	4631      	mov	r1, r6
 800829a:	4640      	mov	r0, r8
 800829c:	f7fe fd20 	bl	8006ce0 <_free_r>
 80082a0:	e7e1      	b.n	8008266 <_realloc_r+0x1e>
 80082a2:	4635      	mov	r5, r6
 80082a4:	e7df      	b.n	8008266 <_realloc_r+0x1e>
	...

080082a8 <_read_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4d07      	ldr	r5, [pc, #28]	; (80082c8 <_read_r+0x20>)
 80082ac:	4604      	mov	r4, r0
 80082ae:	4608      	mov	r0, r1
 80082b0:	4611      	mov	r1, r2
 80082b2:	2200      	movs	r2, #0
 80082b4:	602a      	str	r2, [r5, #0]
 80082b6:	461a      	mov	r2, r3
 80082b8:	f7f9 f874 	bl	80013a4 <_read>
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	d102      	bne.n	80082c6 <_read_r+0x1e>
 80082c0:	682b      	ldr	r3, [r5, #0]
 80082c2:	b103      	cbz	r3, 80082c6 <_read_r+0x1e>
 80082c4:	6023      	str	r3, [r4, #0]
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	20000254 	.word	0x20000254

080082cc <abort>:
 80082cc:	b508      	push	{r3, lr}
 80082ce:	2006      	movs	r0, #6
 80082d0:	f000 f834 	bl	800833c <raise>
 80082d4:	2001      	movs	r0, #1
 80082d6:	f7f9 f85b 	bl	8001390 <_exit>

080082da <_malloc_usable_size_r>:
 80082da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082de:	1f18      	subs	r0, r3, #4
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	bfbc      	itt	lt
 80082e4:	580b      	ldrlt	r3, [r1, r0]
 80082e6:	18c0      	addlt	r0, r0, r3
 80082e8:	4770      	bx	lr

080082ea <_raise_r>:
 80082ea:	291f      	cmp	r1, #31
 80082ec:	b538      	push	{r3, r4, r5, lr}
 80082ee:	4604      	mov	r4, r0
 80082f0:	460d      	mov	r5, r1
 80082f2:	d904      	bls.n	80082fe <_raise_r+0x14>
 80082f4:	2316      	movs	r3, #22
 80082f6:	6003      	str	r3, [r0, #0]
 80082f8:	f04f 30ff 	mov.w	r0, #4294967295
 80082fc:	bd38      	pop	{r3, r4, r5, pc}
 80082fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008300:	b112      	cbz	r2, 8008308 <_raise_r+0x1e>
 8008302:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008306:	b94b      	cbnz	r3, 800831c <_raise_r+0x32>
 8008308:	4620      	mov	r0, r4
 800830a:	f000 f831 	bl	8008370 <_getpid_r>
 800830e:	462a      	mov	r2, r5
 8008310:	4601      	mov	r1, r0
 8008312:	4620      	mov	r0, r4
 8008314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008318:	f000 b818 	b.w	800834c <_kill_r>
 800831c:	2b01      	cmp	r3, #1
 800831e:	d00a      	beq.n	8008336 <_raise_r+0x4c>
 8008320:	1c59      	adds	r1, r3, #1
 8008322:	d103      	bne.n	800832c <_raise_r+0x42>
 8008324:	2316      	movs	r3, #22
 8008326:	6003      	str	r3, [r0, #0]
 8008328:	2001      	movs	r0, #1
 800832a:	e7e7      	b.n	80082fc <_raise_r+0x12>
 800832c:	2400      	movs	r4, #0
 800832e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008332:	4628      	mov	r0, r5
 8008334:	4798      	blx	r3
 8008336:	2000      	movs	r0, #0
 8008338:	e7e0      	b.n	80082fc <_raise_r+0x12>
	...

0800833c <raise>:
 800833c:	4b02      	ldr	r3, [pc, #8]	; (8008348 <raise+0xc>)
 800833e:	4601      	mov	r1, r0
 8008340:	6818      	ldr	r0, [r3, #0]
 8008342:	f7ff bfd2 	b.w	80082ea <_raise_r>
 8008346:	bf00      	nop
 8008348:	2000000c 	.word	0x2000000c

0800834c <_kill_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4d07      	ldr	r5, [pc, #28]	; (800836c <_kill_r+0x20>)
 8008350:	2300      	movs	r3, #0
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	4611      	mov	r1, r2
 8008358:	602b      	str	r3, [r5, #0]
 800835a:	f7f9 f809 	bl	8001370 <_kill>
 800835e:	1c43      	adds	r3, r0, #1
 8008360:	d102      	bne.n	8008368 <_kill_r+0x1c>
 8008362:	682b      	ldr	r3, [r5, #0]
 8008364:	b103      	cbz	r3, 8008368 <_kill_r+0x1c>
 8008366:	6023      	str	r3, [r4, #0]
 8008368:	bd38      	pop	{r3, r4, r5, pc}
 800836a:	bf00      	nop
 800836c:	20000254 	.word	0x20000254

08008370 <_getpid_r>:
 8008370:	f7f8 bff6 	b.w	8001360 <_getpid>

08008374 <_init>:
 8008374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008376:	bf00      	nop
 8008378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800837a:	bc08      	pop	{r3}
 800837c:	469e      	mov	lr, r3
 800837e:	4770      	bx	lr

08008380 <_fini>:
 8008380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008382:	bf00      	nop
 8008384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008386:	bc08      	pop	{r3}
 8008388:	469e      	mov	lr, r3
 800838a:	4770      	bx	lr
