
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {   ./ 					./sram 					/CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ 					/CAD/synopsys/synthesis/cur/libraries/syn/ 					/CAD/synopsys/synthesis/cur/dw/ }
   ./      ./sram      /CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/      /CAD/synopsys/synthesis/cur/libraries/syn/      /CAD/synopsys/synthesis/cur/dw/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db dw_foundation.sldb} 
* sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db dw_foundation.sldb
set target_library {sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db} 
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "GPT_MIPS"
GPT_MIPS
set MAX_Delay 20
20
set CYCLE 1
1
#======================================================
#  Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog {$DESIGN\.sv}
Loading db file '/CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'
Loading db file '/CAD/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c'
  Loading link library 'gtech'
Loading sverilog file '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/GPT_MIPS_V2/02_SYN/GPT_MIPS.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/GPT_MIPS_V2/02_SYN/GPT_MIPS.sv
Opening include file ../05_Sub/Adder.sv
Opening include file ../05_Sub/ALU.sv
Opening include file ../05_Sub/ALUCtrl.sv
Opening include file ../05_Sub/Control.sv
Opening include file ../05_Sub/ImmGen.sv
Opening include file ../05_Sub/Mux.sv
Opening include file ../05_Sub/PC.sv
Opening include file ../05_Sub/Register.sv
Opening include file ../05_Sub/ShiftLeftOne.sv
Opening include file ../04_Mem/DataMemory.sv
Opening include file ../04_Mem/InstructionMemory.sv
Warning:  ../04_Mem/InstructionMemory.sv:12: The statements in initial blocks are ignored. (VER-281)
Warning:  ../05_Sub/ALU.sv:37: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 13 in file
	'../05_Sub/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11 in file
	'../05_Sub/ALUCtrl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |     no/auto      |
|            17            |    auto/auto     |
|            32            |    auto/auto     |
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALUCtrl line 11 in file
		'../05_Sub/ALUCtrl.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     ALUCtl_reg      | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Statistics for case statements in always block at line 14 in file
	'../05_Sub/Control.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================
Warning:  ../05_Sub/ImmGen.sv:15: unsigned to signed assignment occurs. (VER-318)
Warning:  ../05_Sub/ImmGen.sv:16: unsigned to signed assignment occurs. (VER-318)
Warning:  ../05_Sub/ImmGen.sv:18: unsigned to signed assignment occurs. (VER-318)
Warning:  ../05_Sub/ImmGen.sv:20: unsigned to signed assignment occurs. (VER-318)
Warning:  ../05_Sub/ImmGen.sv:22: unsigned to signed assignment occurs. (VER-318)
Warning:  ../05_Sub/ImmGen.sv:24: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 9 in file
	'../05_Sub/ImmGen.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Warning:  ../05_Sub/Mux.sv:32: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:33: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:34: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:35: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:38: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 30 in file
	'../05_Sub/Mux.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine PC line 9 in file
		'../05_Sub/PC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pc_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Register line 21 in file
		'../05_Sub/Register.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      regs_reg       | Flip-flop | 1023  |  Y  | N  | Y  | N  | N  | N  | N  |
|      regs_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   Register/18    |   32   |   32    |      5       |
|   Register/19    |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/GPT_MIPS_V2/02_SYN/Adder.db:Adder'
Loaded 13 designs.
Current design is 'Adder'.
Adder ALU ALUCtrl Control ImmGen Mux2to1 Mux4to1 PC Register ShiftLeftOne DataMemory InstructionMemory GPT_MIPS
current_design $DESIGN
Current design is 'GPT_MIPS'.
{GPT_MIPS}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
set_load 0.05 [all_outputs]
Information: Building the design 'Mux2to1' instantiated from design 'GPT_MIPS' with
	the parameters "size=32". (HDL-193)
Presto compilation completed successfully. (Mux2to1_size32)
Information: Building the design 'Mux4to1' instantiated from design 'GPT_MIPS' with
	the parameters "size=32". (HDL-193)
Warning:  ../05_Sub/Mux.sv:32: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:33: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:34: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:35: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Mux.sv:38: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 30 in file
	'../05_Sub/Mux.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================
Presto compilation completed successfully. (Mux4to1_size32)
1
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
1
create_clock -name "clk" -period $CYCLE clk
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
Warning: Can't find object 'rst_n' in design 'GPT_MIPS'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_load 0.05 [all_outputs]
1
#======================================================
#  Optimization
#======================================================
uniquify
Information: Uniquified 2 instances of design 'Adder'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux2to1_size32'. (OPT-1056)
1
set_wire_load_mode top
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1164 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'GPT_MIPS'
Information: Removing unused design 'ShiftLeftOne'. (OPT-1055)

Loaded alib file './alib-52/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy m_PC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_Adder_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_Control before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_ImmGen before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_Mux_PC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_ALUCtrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_ALU before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_Mux_WriteData before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_Adder_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy m_Mux_ALU before Pass 1 (OPT-776)
Information: Ungrouping 10 of 12 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Register'
  Processing 'GPT_MIPS'
Information: Added key list 'DesignWare' to design 'GPT_MIPS'. (DDB-72)
 Implement Synthetic for 'GPT_MIPS'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'm_Register/regs_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'm_Register/regs_reg[0][31]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy m_Register 'Register' #insts = 4417. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   23837.4      0.01       0.7       0.0                            358.0313
    0:00:23   23468.1      0.10      11.7       0.0                            352.4200

  Beginning Constant Register Removal
  -----------------------------------
    0:00:23   23545.7      0.10      11.7       0.0                            354.6723
    0:00:23   23544.6      0.10      11.7       0.0                            354.6636

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:25   14498.2      0.20      58.8       0.1                            171.0203
    0:00:31   15451.4      0.04       5.0       0.3                            189.9498
    0:00:31   15451.4      0.04       5.0       0.3                            189.9498
    0:00:31   15452.1      0.04       5.0       0.3                            189.9715
    0:00:32   15447.8      0.04       5.0       0.3                            189.9158
    0:00:32   15443.7      0.04       5.1       0.3                            189.8602

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:34   15227.8      0.04       5.6       0.2                            185.8163
    0:00:34   15240.3      0.04       3.4       0.2                            185.9970
    0:00:34   15240.3      0.04       3.4       0.2                            185.9970
    0:00:35   14930.5      0.04       1.2       0.1                            179.6796
    0:00:35   14930.5      0.04       1.2       0.1                            179.6796
    0:00:44   15688.7      0.03       1.1       0.6                            193.5269
    0:00:44   15688.7      0.03       1.1       0.6                            193.5269
    0:00:44   15784.8      0.03       0.9       0.6                            195.7037
    0:00:44   15784.8      0.03       0.9       0.6                            195.7037
    0:01:08   16480.6      0.02       0.6       2.4                            207.5578
    0:01:08   16480.6      0.02       0.6       2.4                            207.5578
    0:01:15   16950.6      0.00       0.0       2.2                            217.3545
    0:01:15   16950.6      0.00       0.0       2.2                            217.3545
    0:01:19   16950.6      0.00       0.0       2.2                            217.3545
    0:01:19   16950.6      0.00       0.0       2.2                            217.3545
    0:01:20   16950.6      0.00       0.0       2.2                            217.3545
    0:01:20   16950.6      0.00       0.0       2.2                            217.3545
    0:01:24   16950.6      0.00       0.0       2.2                            217.3545
    0:01:24   16950.6      0.00       0.0       2.2                            217.3545
    0:01:25   16950.6      0.00       0.0       2.2                            217.3545
    0:01:25   16950.6      0.00       0.0       2.2                            217.3545
    0:01:29   16950.6      0.00       0.0       2.2                            217.3545


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:29   16950.6      0.00       0.0       2.2                            217.3545
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:30   16734.4      0.00       0.0       0.0                            213.8900
    0:01:30   16734.4      0.00       0.0       0.0                            213.8900


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:30   16734.4      0.00       0.0       0.0                            213.8900
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:01:32   15544.4      0.02       3.4       0.0 m_PC/pc_o_reg[29]/D        192.7053
    0:01:32   15599.5      0.02       2.5       0.0                            193.7229
    0:01:38   15704.3      0.02       2.4       0.0                            195.3910
    0:01:38   15704.3      0.02       2.4       0.0                            195.3910
    0:01:39   15236.2      0.02       1.3       0.0                            186.4475
    0:01:39   15236.2      0.02       1.3       0.0                            186.4475
    0:01:45   15422.9      0.02       0.8       0.0                            188.8239
    0:01:45   15422.9      0.02       0.8       0.0                            188.8239
    0:01:45   15437.4      0.02       0.4       0.0                            189.0979
    0:01:45   15437.4      0.02       0.4       0.0                            189.0979
    0:01:46   15469.1      0.02       0.4       0.1                            189.6794
    0:01:46   15469.1      0.02       0.4       0.1                            189.6794
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229
    0:01:49   15663.5      0.00       0.0       0.1                            193.6229

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:49   15661.4      0.00       0.0       0.1                            193.6110
    0:01:50   15264.3      0.00       0.0       0.1                            182.8984
    0:01:50   15272.9      0.00       0.0       0.1                            183.0381
    0:01:50   15272.9      0.00       0.0       0.1                            183.0381
    0:01:51   14729.3      0.00       0.0       0.0                            172.5394
    0:01:52   14628.4      0.00       0.0       0.0                            170.9272
    0:01:52   14628.4      0.00       0.0       0.0                            170.9272
    0:01:52   14628.4      0.00       0.0       0.0                            170.9272
    0:01:52   14628.4      0.00       0.0       0.0                            170.9272
    0:01:52   14628.4      0.00       0.0       0.0                            170.9272
    0:01:52   14628.4      0.00       0.0       0.0                            170.9272
    0:01:56   13874.7      0.00       0.0       0.0                            157.8043
Loading db file '/CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'GPT_MIPS' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1025 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
check_design > Report/$DESIGN\.check
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/GPT_MIPS_V2/02_SYN/Netlist/GPT_MIPS_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/GPT_MIPS_V2/02_SYN/Netlist/GPT_MIPS_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : GPT_MIPS
Version: R-2020.09
Date   : Tue Jan  7 20:39:56 2025
****************************************

Library(s) Used:

    sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c (File: /CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db)

Number of ports:                         1026
Number of nets:                          6245
Number of cells:                         6181
Number of combinational cells:           5155
Number of sequential cells:              1026
Number of macros/black boxes:               0
Number of buf/inv:                        530
Number of references:                     260

Combinational area:               7995.153513
Buf/Inv area:                      451.558796
Noncombinational area:            5879.563251
Macro/Black Box area:                0.000000
Net Interconnect area:               0.000000

Total cell area:                 13874.716765
Total area:                      13874.716765
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : GPT_MIPS
Version: R-2020.09
Date   : Tue Jan  7 20:39:56 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_typical_max_0p90v_25c   Library: sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
Wire Load Model Mode: top

  Startpoint: m_Register_regs_reg_16__18_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: m_PC_pc_o_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  GPT_MIPS           Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  m_Register_regs_reg_16__18_/CKN (DFFNSRPQ_X2M_A9TR)     0.00 #     0.50 f
  m_Register_regs_reg_16__18_/Q (DFFNSRPQ_X2M_A9TR)       0.09       0.59 f
  U1312/Y (AOI22_X2M_A9TR)                                0.03       0.62 r
  U1342/Y (NAND4_X3A_A9TR)                                0.03       0.65 f
  U4144/Y (NOR2_X4A_A9TR)                                 0.03       0.68 r
  U3176/Y (NAND2_X4B_A9TR)                                0.02       0.69 f
  U3175/Y (OA21_X8M_A9TR)                                 0.03       0.72 f
  U4047/Y (NOR2_X6A_A9TR)                                 0.02       0.75 r
  U893/Y (AOI21_X4M_A9TR)                                 0.02       0.77 f
  U2931/Y (OAI21_X6M_A9TR)                                0.02       0.79 r
  U2930/Y (AOI211_X4M_A9TR)                               0.03       0.82 f
  U1360/Y (OAI21_X8M_A9TR)                                0.02       0.84 r
  U2913/Y (AO21A1AI2_X6M_A9TR)                            0.02       0.86 f
  U2912/Y (OA21A1OI2_X6M_A9TR)                            0.04       0.91 r
  U3116/Y (INV_X11M_A9TR)                                 0.02       0.93 f
  U5090/Y (INV_X11M_A9TR)                                 0.02       0.94 r
  U725/Y (NAND2_X1A_A9TR)                                 0.02       0.97 f
  U2609/Y (NAND2_X2B_A9TR)                                0.02       0.98 r
  m_PC_pc_o_reg_1_/D (DFFRPQ_X2M_A9TR)                    0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  m_PC_pc_o_reg_1_/CK (DFFRPQ_X2M_A9TR)                   0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
exit
Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 122 seconds ( 0.03 hours ).
Elapsed time for this session 128 seconds ( 0.04 hours ).

Thank you...
