<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Group5</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>binary_4_bit_adder_FullAdder_0_3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>FullAdder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:45:17 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:437ec9b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:437ec9b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>binary_4_bit_adder_FullAdder_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:45:21 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:437ec9b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>FullAdder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:45:17 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7c1e2169</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>binary_4_bit_adder_FullAdder_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:45:21 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7c1e2169</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FullAdder_HalfAdder_0_0/FullAdder_HalfAdder_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_HalfAdder_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder_HalfAdder_0_1/FullAdder_HalfAdder_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_HalfAdder_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder_util_vector_logic_0_0/FullAdder_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_FullAdder</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3367/src/FullAdder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/binary_4_bit_adder_FullAdder_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FullAdder_HalfAdder_0_0/FullAdder_HalfAdder_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_HalfAdder_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder_HalfAdder_0_1/FullAdder_HalfAdder_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_HalfAdder_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder_util_vector_logic_0_0/FullAdder_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/FullAdder.protoinst</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3367/sim/FullAdder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/binary_4_bit_adder_FullAdder_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FullAdder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">binary_4_bit_adder_FullAdder_0_3</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>FullAdder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>IPI</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcf51e3_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de9dba6_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4b0eba_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fa01d1_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ac6075_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11304c91_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@973639a_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a55bdc_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df0190f_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd64ed2_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4d48c3_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1357bdfd_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b1d34_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5eca40d2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="263f06da"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="948fb832"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
