// Seed: 1337481397
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output logic id_3
);
  always @(posedge 1 or posedge id_2) begin : LABEL_0
    id_3 <= 1;
    id_3 = id_0;
  end
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire module_1,
    input tri0 id_4
    , id_9,
    output logic id_5,
    input wire id_6,
    output supply0 id_7
);
  always @(posedge 1) forever id_5 = 1;
  notif0 primCall (id_2, id_4, id_9);
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_5
  );
endmodule
