#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 21 19:19:56 2021
# Process ID: 5960
# Current directory: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17196 C:\Users\nehmy\OneDrive\Desktop\415 Hws and Projects\HW2\HW2 part1\HW2.xpr
# Log file: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/vivado.log
# Journal file: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: part1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.883 ; gain = 236.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part1' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:28]
INFO: [Synth 8-6155] done synthesizing module 'part1' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3330] design part1 has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.516 ; gain = 353.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.516 ; gain = 353.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.516 ; gain = 353.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1429.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.430 ; gain = 422.277
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1498.430 ; gain = 594.582
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.289 ; gain = 6.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part1' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-6155] done synthesizing module 'part1' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3330] design part1 has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.652 ; gain = 123.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.652 ; gain = 123.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.652 ; gain = 123.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1621.652 ; gain = 123.223
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'part1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj part1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xelab -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.glbl
Built simulation snapshot part1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/nehmy/OneDrive/Desktop/415 -notrace
couldn't read file "C:/Users/nehmy/OneDrive/Desktop/415": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 21 19:30:54 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part1_behav -key {Behavioral:sim_1:Functional:part1} -tclbatch {part1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source part1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.652 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part1' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-6155] done synthesizing module 'part1' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3330] design part1 has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.047 ; gain = 34.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.047 ; gain = 34.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.047 ; gain = 34.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.047 ; gain = 34.395
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1656.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part1' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:28]
INFO: [Synth 8-6155] done synthesizing module 'part1' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3330] design part1 has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.047 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.684 ; gain = 6.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.684 ; gain = 6.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1662.684 ; gain = 6.637
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1678.359 ; gain = 0.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part1' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'part1' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.359 ; gain = 0.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.359 ; gain = 0.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.359 ; gain = 0.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1678.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.105 ; gain = 23.621
write_schematic -format pdf -orientation portrait C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'part1/schematic.pdf', please type 'write_schematic -help' for usage info.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1724.312 ; gain = 13.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part1' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:28]
INFO: [Synth 8-6155] done synthesizing module 'part1' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3330] design part1 has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1769.156 ; gain = 58.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1791.660 ; gain = 81.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1791.660 ; gain = 81.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1791.660 ; gain = 81.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'part1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj part1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xelab -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.glbl
Built simulation snapshot part1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part1_behav -key {Behavioral:sim_1:Functional:part1} -tclbatch {part1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source part1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'part1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj part1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xelab -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.glbl
Built simulation snapshot part1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part1_behav -key {Behavioral:sim_1:Functional:part1} -tclbatch {part1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source part1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'part1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj part1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
"xelab -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d6910703d5aa42b1a47a5ab3168728bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part1_behav xil_defaultlib.part1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.glbl
Built simulation snapshot part1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part1_behav -key {Behavioral:sim_1:Functional:part1} -tclbatch {part1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source part1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 21 21:35:21 2021...
