INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhii/Desktop/TA/RISCV_PIPELINED4/ra/ra.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhii/Desktop/TA/RISCV_PIPELINED4/ra/ra.srcs/sim_1/new/fulladder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_testbench
