Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB18E1.v" Line 974: Timing violation in scope /cam_sys_tb/cam1/cam1/config1/reg_loc_reg/TChk974_28165 at time 148161 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 745789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 1065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 1065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 1145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 1225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 1225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 1305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 1385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 1385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 1385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 1385789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 1465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 1545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 1545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 1625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB18E1.v" Line 974: Timing violation in scope /cam_sys_tb/cam1/cam1/config1/reg_loc_reg/TChk974_28165 at time 1668161 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 1705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 1705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 1785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 1865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 1865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 1945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 1945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 1965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 1985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 1985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 2025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 2025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 2025789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 2105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 2185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 2265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 2345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 2425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 2505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 2585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 2665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 2665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 2665789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 2745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 2825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 2905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 2945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 2965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 2985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 2985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 2985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 2985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 3065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 3145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 3145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 3225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 3305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 3305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 3305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 3305789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 3385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 3465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 3465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 3545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 3625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 3625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 3705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 3785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 3785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 3865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 3945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 3945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 3945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 3945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 3945789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 3965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 3985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 3985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 4105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 4105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 4265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 4265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 4425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 4425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 4585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 4585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 4585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 4585789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 4745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 4745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 4905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 4905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 4945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 4965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 4985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 4985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 4985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 5065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 5065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 5145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 5225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 5225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 5225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 5225789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 5305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 5385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 5385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 5465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 5545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 5545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 5625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 5705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 5705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 5785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 5865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 5865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 5865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 5865789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 5945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 5945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 5965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 5985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 5985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 6025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 6105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 6185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 6265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 6345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 6425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 6505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 6505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 6505789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 6585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 6665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 6745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 6825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 6905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 6945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 6965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 6985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 6985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 6985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 6985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 7065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 7145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 7145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 7145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 7145789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 7225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 7305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 7305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 7385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 7465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 7465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 7545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 7625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 7625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 7705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 7785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 7785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 7785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 7785789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 7865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 7945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 7945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 7945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 7965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 7985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 7985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 8105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 8105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 8265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 8265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 8425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 8425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 8425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 8425789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 8585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 8585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 8745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 8745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 8905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 8905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 8945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 8965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 8985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 8985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 8985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 9065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 9065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 9065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 9065789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 9145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 9225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 9225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 9305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 9385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 9385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 9465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 9545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 9545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 9625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 9705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 9705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 9705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 9705789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 9785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 9865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 9865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 9945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 9945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 9965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 9985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 9985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 10025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 10105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 10185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 10265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 10345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 10345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 10345789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 10425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 10505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 10585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 10665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 10745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 10825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 10905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 10945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 10965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 10985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 10985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 10985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 10985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 10985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 10985789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 11065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 11145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 11145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 11225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 11305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 11305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 11385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 11465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 11465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 11545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 11625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 11625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 11625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 11625789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 11705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 11785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 11785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 11865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 11945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 11945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 11945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 11965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 11985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 11985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 12105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 12105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 12265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 12265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 12265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 12265789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 12425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 12425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 12585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 12585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 12745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 12745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 12905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 12905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 12905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 12905789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 12945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 12965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 12985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 12985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 12985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 13065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 13065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 13145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 13225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 13225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 13305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 13385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 13385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 13465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 13545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 13545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 13545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 13545789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 13625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 13705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 13705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 13785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 13865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 13865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 13945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 13945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 13965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 13985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 13985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 14025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 14105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 14185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 14185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 14185789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 14265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 14345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 14425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 14505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 14585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 14665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 14745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 14825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 14825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 14825789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 14905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 14945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 14965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 14985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 14985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 14985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 14985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 15065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 15145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 15145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 15225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 15305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 15305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 15385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 15465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 15465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 15465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 15465789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 15545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 15625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 15625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 15705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 15785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 15785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 15865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 15945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 15945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 15945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 15965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 15985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 15985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 16105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 16105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 16105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 16105789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 16265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 16265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 16425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 16425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 16585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 16585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 16745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 16745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 16745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 16745789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 16905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 16905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 16945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 16965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 16985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 16985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 16985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 17065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 17065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 17145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 17225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 17225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 17305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 17385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 17385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 17385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 17385789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 17465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 17545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 17545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 17625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 17705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 17705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 17785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 17865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 17865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 17945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 17945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 17965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 17985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 17985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 18025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 18025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 18025789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 18105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 18185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 18265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 18345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 18425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 18505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 18585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 18665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 18665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 18665789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 18745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 18825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 18905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 18945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 18965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 18985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 18985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 18985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 18985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 19065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 19145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 19145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 19225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 19305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 19305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 19305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 19305789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 19385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 19465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 19465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 19545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 19625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 19625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 19705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 19785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 19785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 19865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 19945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 19945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 19945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 19945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 19945789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 19965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 19985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 19985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 20105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 20105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 20265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 20265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 20425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 20425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 20585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 20585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 20585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 20585789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 20745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 20745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 20905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 20905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 20945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 20965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 20985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 20985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 20985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 21065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 21065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 21145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 21225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 21225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 21225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 21225789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 21305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 21385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 21385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 21465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 21545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 21545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 21625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 21705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 21705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 21785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 21865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 21865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 21865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 21865789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 21945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 21945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 21965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 21985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 21985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 22025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 22105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 22185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 22265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 22345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 22425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 22505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 22505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 22505789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 22585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 22665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 22745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 22825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 22905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 22945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 22965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 22985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 22985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 22985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 22985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 23065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 23145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 23145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 23145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 23145789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 23225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 23305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 23305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 23385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 23465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 23465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 23545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 23625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 23625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 23705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 23785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 23785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 23785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 23785789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 23865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 23945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 23945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 23945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 23965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 23985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 23985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 24105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 24105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 24265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 24265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 24425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 24425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 24425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 24425789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 24585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 24585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 24745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 24745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 24905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 24905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 24945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 24965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 24985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 24985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 24985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 25065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 25065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 25065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 25065789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 25145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 25225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 25225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 25305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 25385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 25385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 25465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 25545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 25545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 25625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 25705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 25705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 25705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 25705789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 25785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 25865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 25865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 25945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 25945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 25965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 25985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 25985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 26025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 26105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 26185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 26265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 26345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 26345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 26345789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 26425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 26505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 26585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 26665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 26745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 26825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 26905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 26945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 26965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 26985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 26985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 26985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 26985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 26985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 26985789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 27065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 27145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 27145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 27225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 27305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 27305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 27385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 27465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 27465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 27545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 27625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 27625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 27625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 27625789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 27705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 27785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 27785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 27865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 27945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 27945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 27945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 27965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 27985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 27985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 28105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 28105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 28265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 28265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 28265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 28265789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 28425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 28425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 28585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 28585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 28745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 28745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 28905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 28905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 28905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 28905789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 28945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 28965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 28985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 28985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 28985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 29065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 29065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 29145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 29225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 29225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 29305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 29385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 29385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 29465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 29545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 29545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 29545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 29545789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 29625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 29705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 29705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 29785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 29865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 29865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 29945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 29945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 29965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 29985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 29985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 30025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 30105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 30185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 30185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 30185789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 30265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 30345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 30425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 30505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 30585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 30665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 30745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 30825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 30825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 30825789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 30905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 30945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 30965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 30985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 30985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 30985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 30985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 31065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 31145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 31145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 31225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 31305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 31305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 31385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 31465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 31465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 31465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 31465789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 31545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 31625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 31625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 31705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 31785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 31785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 31865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 31945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 31945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 31945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 31965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 31985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 31985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 32105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 32105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 32105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 32105789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 32265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 32265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 32425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 32425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 32585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 32585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 32745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 32745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 32745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 32745789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 32905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 32905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 32945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 32965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 32985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 32985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 32985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 33065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 33065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 33145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 33225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 33225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 33305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 33385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 33385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 33385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 33385789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 33465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 33545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 33545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 33625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 33705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 33705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 33785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 33865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 33865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 33945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 33945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 33965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 33985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 33985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 34025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 34025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 34025789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 34105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 34185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 34265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 34345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 34425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 34505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 34585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 34665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 34665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 34665789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 34745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 34825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 34905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 34945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 34965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 34985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 34985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 34985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 34985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 35065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 35145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 35145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 35225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 35305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 35305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 35305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 35305789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 35385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 35465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 35465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 35545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 35625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 35625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 35705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 35785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 35785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 35865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 35945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 35945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 35945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 35945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 35945789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 35965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 35985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 35985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 36105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 36105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 36265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 36265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 36425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 36425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 36585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 36585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 36585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 36585789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 36745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 36745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 36905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 36905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 36945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 36965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 36985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 36985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 36985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 37065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 37065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 37145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 37225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 37225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 37225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 37225789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 37305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 37385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 37385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 37465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 37545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 37545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 37625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 37705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 37705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 37785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 37865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 37865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 37865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 37865789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 37945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 37945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 37965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 37985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 37985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 38025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 38105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 38185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 38265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 38345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 38425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 38505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 38505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 38505789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 38585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 38665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 38745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 38825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 38905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 38945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 38965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 38985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 38985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 38985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 38985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 39065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 39145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 39145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 39145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 39145789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 39225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 39305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 39305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 39385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 39465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 39465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 39545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 39625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 39625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 39705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 39785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 39785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 39785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 39785789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 39865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 39945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 39945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 39945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 39965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 39985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 39985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 40105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 40105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 40265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 40265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 40425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 40425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 40425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 40425789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 40585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 40585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 40745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 40745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 40905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 40905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 40945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 40965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 40985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 40985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 40985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 41065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 41065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 41065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 41065789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 41145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 41225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 41225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 41305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 41385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 41385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 41465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 41545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 41545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 41625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 41705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 41705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 41705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 41705789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 41785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 41865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 41865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 41945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 41945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 41965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 41985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 41985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 42025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 42105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 42185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 42265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 42345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 42345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 42345789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 42425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 42505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 42585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 42665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 42745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 42825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 42905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 42945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 42965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 42985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 42985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 42985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 42985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 42985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 42985789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 43065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 43145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 43145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 43225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 43305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 43305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 43385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 43465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 43465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 43545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 43625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 43625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 43625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 43625789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 43705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 43785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 43785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 43865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 43945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 43945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 43945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 43965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 43985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 43985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 44105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 44105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 44265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 44265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 44265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 44265789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 44425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 44425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 44585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 44585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 44745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 44745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 44905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 44905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 44905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 44905789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 44945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 44965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 44985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 44985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 44985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 45065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 45065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 45145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 45225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 45225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 45305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 45385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 45385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 45465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 45545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 45545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 45545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 45545789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 45625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 45705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 45705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 45785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 45865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 45865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 45945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 45945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 45965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 45985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 45985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 46025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 46105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 46185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 46185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 46185789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 46265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 46345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 46425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 46505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 46585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 46665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 46745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 46825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 46825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 46825789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 46905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 46945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 46965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 46985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 46985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 46985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 46985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 47065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 47145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 47145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 47225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 47305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 47305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 47385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 47465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 47465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 47465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 47465789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 47545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 47625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 47625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 47705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 47785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 47785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 47865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 47945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 47945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 47945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 47965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 47985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 47985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 48105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 48105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 48105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 48105789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 48265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 48265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 48425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 48425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 48585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 48585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 48745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 48745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 48745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 48745789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 48905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 48905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 48945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 48965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 48985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 48985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 48985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 49065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 49065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 49145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 49225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 49225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 49305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 49385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 49385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 49385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 49385789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 49465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 49545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 49545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 49625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 49705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 49705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 49785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 49865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 49865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 49945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 49945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 49965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 49985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 49985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 50025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 50025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 50025789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 50105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 50185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 50265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 50345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 50425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 50505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 50585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 50665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 50665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 50665789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 50745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 50825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 50905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 50945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 50965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 50985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 50985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 50985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 50985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 51065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 51145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 51145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 51225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 51305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 51305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 51305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 51305789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 51385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 51465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 51465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 51545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 51625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 51625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 51705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 51785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 51785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 51865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 51945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 51945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 51945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 51945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 51945789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 51965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 51985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 51985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 52105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 52105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 52265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 52265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 52425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 52425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 52585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 52585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 52585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 52585789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 52745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 52745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 52905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 52905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 52945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 52965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 52985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 52985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 52985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 53065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 53065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 53145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 53225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 53225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 53225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 53225789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 53305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 53385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 53385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 53465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 53545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 53545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 53625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 53705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 53705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 53785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 53865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 53865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 53865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 53865789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 53945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 53945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 53965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 53985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 53985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 54025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 54105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 54185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 54265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 54345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 54425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 54505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 54505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 54505789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 54585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 54665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 54745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 54825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 54905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 54945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 54965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 54985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 54985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 54985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 54985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 55065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 55145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 55145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 55145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 55145789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 55225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 55305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 55305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 55385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 55465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 55465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 55545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 55625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 55625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 55705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 55785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 55785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 55785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 55785789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 55865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 55945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 55945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 55945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 55965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 55985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 55985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 56105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 56105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 56265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 56265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 56425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 56425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 56425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 56425789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 56585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 56585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 56745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 56745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 56905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 56905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 56945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 56965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 56985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 56985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 56985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 57065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 57065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 57065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 57065789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 57145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 57225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 57225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 57305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 57385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 57385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 57465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 57545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 57545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 57625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 57705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 57705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 57705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 57705789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 57785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 57865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 57865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 57945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 57945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 57965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 57985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 57985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 58025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 58105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 58185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 58265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 58345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 58345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 58345789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 58425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 58505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 58585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 58665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 58745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 58825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 58905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 58945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 58965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 58985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 58985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 58985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 58985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 58985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 58985789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 59065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 59145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 59145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 59225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 59305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 59305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 59385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 59465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 59465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 59545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 59625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 59625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 59625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 59625789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 59705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 59785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 59785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 59865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 59945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 59945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 59945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 59965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 59985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 59985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 60105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 60105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 60265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 60265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 60265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 60265789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 60425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 60425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 60585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 60585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 60745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 60745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 60905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 60905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 60905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 60905789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 60945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 60965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 60985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 60985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 60985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 61065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 61065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 61145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 61225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 61225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 61305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 61385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 61385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 61465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 61545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 61545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 61545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 61545789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 61625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 61705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 61705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 61785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 61865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 61865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 61945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 61945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 61965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 61985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 61985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 62025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 62105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 62185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 62185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 62185789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 62265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 62345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 62425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 62505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 62585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 62665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 62745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 62825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 62825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 62825789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 62905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 62945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 62965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 62985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 62985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 62985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 62985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 63065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 63145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 63145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 63225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 63305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 63305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 63385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 63465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 63465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 63465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 63465789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 63545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 63625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 63625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 63705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 63785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 63785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 63865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 63945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 63945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 63945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 63965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 63985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 63985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 64105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 64105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 64105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 64105789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 64265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 64265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 64425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 64425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 64585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 64585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 64745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 64745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 64745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 64745789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 64905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 64905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 64945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 64965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 64985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 64985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 64985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 65065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 65065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 65145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 65225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 65225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 65305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 65385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 65385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 65385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 65385789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 65465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 65545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 65545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 65625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 65705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 65705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 65785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 65865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 65865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 65945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 65945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 65965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 65985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 65985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 66025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 66025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 66025789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 66105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 66185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 66265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 66345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 66425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 66505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 66585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 66665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 66665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 66665789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 66745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 66825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 66905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 66945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 66965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 66985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 66985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 66985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 66985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 67065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 67145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 67145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 67225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 67305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 67305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 67305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 67305789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 67385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 67465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 67465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 67545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 67625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 67625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 67705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 67785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 67785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 67865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 67945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 67945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 67945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 67945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 67945789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 67965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 67985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 67985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 68105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 68105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 68265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 68265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 68425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 68425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 68585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 68585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 68585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 68585789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 68745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 68745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 68905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 68905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 68945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 68965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 68985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 68985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 68985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 69065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 69065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 69145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 69225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 69225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 69225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 69225789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 69305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 69385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 69385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 69465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 69545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 69545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 69625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 69705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 69705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 69785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 69865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 69865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 69865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 69865789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 69945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 69945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 69965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 69985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 69985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 70025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 70105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 70185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 70265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 70345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 70425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 70505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 70505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 70505789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 70585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 70665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 70745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 70825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 70905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 70945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 70965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 70985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 70985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 70985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 70985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 71065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 71145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 71145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 71145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 71145789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 71225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 71305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 71305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 71385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 71465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 71465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 71545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 71625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 71625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 71705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 71785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 71785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 71785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 71785789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 71865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 71945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 71945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 71945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 71965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 71985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 71985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 72105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 72105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 72265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 72265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 72425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 72425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 72425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 72425789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 72585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 72585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 72745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 72745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 72905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 72905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 72945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 72965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 72985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 72985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 72985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 73065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 73065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 73065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 73065789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 73145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 73225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 73225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 73305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 73385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 73385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 73465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 73545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 73545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 73625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 73705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 73705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 73705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 73705789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 73785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 73865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 73865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 73945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 73945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 73965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 73985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 73985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 74025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 74105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 74185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 74265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 74345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 74345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 74345789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 74425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 74505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 74585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 74665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 74745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 74825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 74905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 74945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 74965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 74985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 74985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 74985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 74985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 74985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 74985789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 75065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 75145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 75145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 75225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 75305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 75305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 75385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 75465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 75465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 75545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 75625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 75625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 75625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 75625789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 75705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 75785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 75785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 75865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 75945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 75945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 75945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 75965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 75985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 75985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 76105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 76105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 76265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 76265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 76265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 76265789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 76425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 76425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 76585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 76585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 76745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 76745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 76905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 76905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 76905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 76905789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 76945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 76965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 76985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 76985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 76985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 77065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 77065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 77145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 77225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 77225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 77305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 77385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 77385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 77465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 77545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 77545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 77545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 77545789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 77625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 77705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 77705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 77785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 77865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 77865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 77945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 77945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 77965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 77985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 77985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 78025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 78105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 78185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 78185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 78185789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 78265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 78345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 78425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 78505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 78585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 78665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 78745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 78825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 78825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 78825789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 78905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 78945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 78965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 78985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 78985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 78985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 78985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 79065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 79145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 79145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 79225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 79305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 79305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 79385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 79465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 79465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 79465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 79465789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 79545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 79625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 79625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 79705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 79785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 79785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 79865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 79945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 79945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 79945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 79965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 79985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 79985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 80105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 80105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 80105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 80105789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 80265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 80265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 80425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 80425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 80585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 80585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 80745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 80745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 80745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 80745789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 80905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 80905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 80945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 80965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 80985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 80985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 80985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 81065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 81065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 81145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 81225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 81225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 81305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 81385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 81385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 81385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 81385789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 81465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 81545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 81545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 81625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 81705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 81705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 81785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 81865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 81865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 81945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 81945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 81965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 81985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 81985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 82025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 82025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 82025789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 82105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 82185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 82265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 82345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 82425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 82505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 82585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 82665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 82665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 82665789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 82745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 82825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 82905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 82945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 82965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 82985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 82985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 82985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 82985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 83065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 83145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 83145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 83225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 83305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 83305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 83305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 83305789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 83385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 83465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 83465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 83545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 83625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 83625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 83705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 83785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 83785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 83865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 83945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 83945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 83945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 83945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 83945789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 83965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 83985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 83985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 84105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 84105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 84265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 84265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 84425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 84425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 84585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 84585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 84585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 84585789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 84745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 84745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 84905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 84905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 84945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 84965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 84985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 84985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 84985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 85065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 85065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 85145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 85225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 85225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 85225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 85225789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 85305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 85385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 85385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 85465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 85545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 85545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 85625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 85705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 85705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 85785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 85865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 85865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 85865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 85865789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 85945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 85945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 85965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 85985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 85985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 86025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 86105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 86185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 86265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 86345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 86425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 86505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 86505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 86505789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 86585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 86665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 86745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 86825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 86905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 86945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 86965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 86985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 86985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 86985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 86985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 87065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 87145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 87145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 87145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 87145789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 87225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 87305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 87305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 87385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 87465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 87465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 87545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 87625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 87625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 87705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 87785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 87785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 87785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 87785789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 87865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 87945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 87945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 87945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 87965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 87985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 87985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 88105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 88105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 88265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 88265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 88425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 88425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 88425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 88425789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 88585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 88585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 88745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 88745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 88905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 88905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 88945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 88965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 88985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 88985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 88985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 89065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 89065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 89065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 89065789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 89145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 89225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 89225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 89305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 89385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 89385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 89465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 89545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 89545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 89625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 89705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 89705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 89705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 89705789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 89785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 89865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 89865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 89945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 89945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 89965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 89985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 89985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 90025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 90105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 90185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 90265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 90345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 90345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 90345789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 90425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 90505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 90585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 90665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 90745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 90825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 90905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 90945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 90965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 90985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 90985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 90985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 90985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 90985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 90985789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 91065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 91145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 91145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 91225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 91305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 91305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 91385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 91465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 91465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 91545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 91625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 91625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 91625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 91625789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 91705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 91785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 91785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 91865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 91945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 91945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 91945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 91965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 91985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 91985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 92105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 92105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 92265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 92265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 92265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 92265789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 92425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 92425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 92585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 92585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 92745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 92745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 92905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 92905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 92905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 92905789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 92945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 92965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 92985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 92985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 92985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 93065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 93065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 93145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 93225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 93225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 93305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 93385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 93385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 93465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 93545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 93545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 93545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 93545789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 93625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 93705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 93705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 93785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 93865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 93865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 93945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 93945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 93965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 93985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 93985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 94025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 94105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 94185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 94185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 94185789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 94265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 94345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 94425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 94505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 94585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 94665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 94745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 94825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 94825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 94825789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 94905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 94945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 94965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 94985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 94985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 94985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 94985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 95065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 95145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 95145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 95225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 95305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 95305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 95385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 95465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 95465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 95465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 95465789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 95545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 95625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 95625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 95705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 95785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 95785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 95865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 95945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 95945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 95945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 95965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 95985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 95985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 96105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 96105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 96105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 96105789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 96265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 96265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 96425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 96425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 96585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 96585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 96745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 96745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 96745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 96745789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 96905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 96905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 96945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 96965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 96985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 96985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 96985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 97065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 97065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 97145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 97225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 97225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 97305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 97385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 97385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 97385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 97385789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 97465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 97545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 97545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 97625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 97705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 97705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 97785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 97865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 97865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 97945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 97945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 97965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 97985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 97985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 98025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 98025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 98025789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 98105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 98185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 98265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 98345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 98425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 98505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 98585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 98665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 98665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 98665789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 98745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 98825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 98905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 98945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 98965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 98985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 98985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 98985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 98985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 99065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 99145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 99145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 99225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 99305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 99305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 99305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 99305789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 99385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 99465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 99465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 99545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 99625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 99625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 99705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 99785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 99785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 99865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 99945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 99945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 99945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 99945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 99945789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 99965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 99985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 99985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 100105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 100105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 100265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 100265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 100425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 100425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 100585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 100585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 100585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 100585789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 100745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 100745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 100905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 100905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 100945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 100965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 100985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 100985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 100985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 101065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 101065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 101145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 101225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 101225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 101225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 101225789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 101305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 101385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 101385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 101465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 101545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 101545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 101625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 101705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 101705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 101785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 101865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 101865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 101865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 101865789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 101945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 101945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 101965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 101985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 101985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 102025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 102105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 102185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 102265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 102345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 102425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 102505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 102505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 102505789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 102585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 102665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 102745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 102825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 102905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 102945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 102965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 102985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 102985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 102985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 102985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 103065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 103145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 103145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 103145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 103145789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 103225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 103305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 103305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 103385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 103465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 103465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 103545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 103625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 103625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 103705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 103785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 103785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 103785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 103785789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 103865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 103945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 103945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 103945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 103965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 103985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 103985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 104105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 104105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 104265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 104265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 104425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 104425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 104425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 104425789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 104585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 104585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 104745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 104745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 104905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 104905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 104945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 104965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 104985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 104985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 104985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 105065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 105065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 105065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 105065789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 105145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 105225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 105225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 105305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 105385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 105385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 105465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 105545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 105545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 105625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 105705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 105705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 105705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 105705789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 105785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 105865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 105865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 105945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 105945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 105965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 105985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 105985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 106025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 106105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 106185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 106265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 106345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 106345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 106345789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 106425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 106505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 106585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 106665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 106745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 106825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 106905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 106945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 106965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 106985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 106985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 106985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 106985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 106985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 106985789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 107065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 107145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 107145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 107225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 107305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 107305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 107385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 107465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 107465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 107545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 107625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 107625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 107625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 107625789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 107705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 107785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 107785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 107865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 107945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 107945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 107945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 107965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 107985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 107985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 108105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 108105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 108265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 108265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 108265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 108265789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 108425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 108425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 108585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 108585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 108745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 108745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 108905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 108905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 108905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 108905789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 108945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 108965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 108985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 108985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 108985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 109065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 109065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 109145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 109225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 109225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 109305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 109385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 109385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 109465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 109545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 109545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 109545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 109545789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 109625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 109705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 109705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 109785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 109865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 109865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 109945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 109945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 109965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 109985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 109985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 110025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 110105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 110185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 110185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 110185789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 110265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 110345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 110425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 110505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 110585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 110665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 110745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 110825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 110825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 110825789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 110905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 110945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 110965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 110985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 110985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 110985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 110985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 111065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 111145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 111145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 111225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 111305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 111305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 111385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 111465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 111465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 111465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 111465789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 111545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 111625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 111625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 111705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 111785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 111785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 111865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 111945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 111945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 111945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 111965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 111985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 111985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 112105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 112105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 112105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 112105789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 112265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 112265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 112425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 112425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 112585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 112585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 112745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 112745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 112745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 112745789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 112905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 112905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 112945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 112965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 112985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 112985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 112985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 113065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 113065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 113145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 113225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 113225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 113305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 113385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 113385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 113385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 113385789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 113465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 113545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 113545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 113625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 113705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 113705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 113785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 113865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 113865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 113945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 113945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 113965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 113985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 113985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 114025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 114025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 114025789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 114105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 114185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 114265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 114345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 114425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 114505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 114585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 114665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 114665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 114665789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 114745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 114825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 114905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 114945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 114965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 114985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 114985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 114985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 114985629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 115065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 115145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 115145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 115225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 115305554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 115305594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 115305738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 115305789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 115385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 115465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 115465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 115545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 115625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 115625629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 115705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 115785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 115785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 115865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 115945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 115945554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 115945594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 115945738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 115945789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 115965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 115985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 115985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 116105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 116105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 116265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 116265629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 116425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 116425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 116585554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 116585594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 116585738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 116585789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 116745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 116745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 116905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 116905629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 116945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 116965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 116985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 116985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 116985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 117065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 117065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 117145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 117225554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 117225594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 117225738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 117225789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 117305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 117385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 117385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 117465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 117545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 117545629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 117625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 117705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 117705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 117785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 117865554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 117865594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 117865738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 117865789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 117945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 117945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 117965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 117985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 117985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 118025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 118105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 118185629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 118265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 118345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 118425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118505554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 118505594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 118505738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 118505789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 118585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 118665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 118745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 118825629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 118905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 118945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 118965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 118985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 118985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 118985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 118985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 119065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 119145554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 119145594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 119145738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 119145789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 119225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 119305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 119305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 119385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 119465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 119465629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 119545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 119625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 119625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 119705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 119785554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 119785594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 119785738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 119785789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 119865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 119945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 119945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 119945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 119965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 119985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 119985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 120105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 120105629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 120265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 120265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 120425554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 120425594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 120425738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 120425789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 120585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 120585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/RAMB18E1.v" Line 974: Timing violation in scope /cam_sys_tb/cam1/cam1/config1/reg_loc_reg/TChk974_28165 at time 120668161 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 120745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 120745629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 120905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 120905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 120945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 120965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 120985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 120985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 120985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 121065554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 121065594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 121065738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 121065789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 121145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 121225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 121225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 121305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 121385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 121385629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 121465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 121545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 121545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 121625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 121705554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 121705594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 121705738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 121705789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 121785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 121865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 121865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 121945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 121945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 121965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 121985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 121985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 122025629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 122105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 122185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 122265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122345554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 122345594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 122345738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 122345789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 122425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 122505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 122585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 122665629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 122745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 122825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 122905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 122945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 122965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 122985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 122985554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 122985594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 122985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 122985738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 122985789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 123065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 123145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 123145629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 123225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 123305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 123305629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 123385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 123465589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 123465629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 123545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 123625554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 123625594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 123625738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 123625789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 123705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 123785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 123785629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 123865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 123945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 123945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 123945629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 123965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 123985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 123985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 124105589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 124105629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 124265554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 124265594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 124265738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 124265789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 124425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 124425629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 124585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 124585629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 124745589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 124745629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 124905554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 124905594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 124905738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 124905789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 124945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 124965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 124985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 124985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 124985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 125065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 125065629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 125145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 125225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 125225629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 125305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 125385589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 125385629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 125465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 125545554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 125545594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 125545738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 125545789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 125625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 125705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 125705629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 125785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 125865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 125865629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 125945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 125945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 125965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 125985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 125985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126025589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 126025629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 126105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126185554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 126185594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 126185738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 126185789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 126265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 126345629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 126425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 126505629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 126585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126665589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 126665629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 126745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126825554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 126825594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 126825738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 126825789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 126905589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 126945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 126965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 126985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 126985589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 126985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 126985629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 127065589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 127145589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 127145629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 127225589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 127305589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 127305629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 127385589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 127465554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 127465594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 127465738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 127465789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 127545589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 127625589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 127625629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 127705589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 127785589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 127785629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 127865589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 127945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 127945589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 127945629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 127965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 127985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 127985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128025589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 128105554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 128105594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 128105738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 128105789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128185589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 128265589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 128265629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128345589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 128425589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 128425629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128505589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 128585589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 128585629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128665589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 128745554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 128745594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 128745738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 128745789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128825589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128865548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128905548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 128905589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 128905629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 128945548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 128965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 128985548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 128985589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 128985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129025548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129065548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 129065589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 129065629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129105548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129145548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 129145589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129185548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129225548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 129225589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 129225629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129265548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129305548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 129305589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129345548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129385548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 129385554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 129385594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 129385738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 129385789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129425548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129465548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 129465589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129505548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129545548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 129545589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 129545629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129585548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129625548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 129625589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129665548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129705548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 129705589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 129705629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129745548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129785548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 129785589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129825548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129865548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 129865589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129865596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 129865629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129885596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129905548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129905596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129925596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 129945548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 129945589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129945596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 129965596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 129985548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 129985596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130005596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130025548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 130025554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 130025594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130025596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 130025738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk142_92611 at time 130025789 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130045596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130065548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130065596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130085596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130105548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 130105589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130105596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130125596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130145548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130145596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130165596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130185548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 130185589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130185596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 130185629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130205596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130225548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130225596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130245596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130265548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 130265589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130265596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130285596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130305548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130305596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130325596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130345548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 130345589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130345596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 130345629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130365596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130385548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130385596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130405596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130425548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 130425589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130425596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130445596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130465548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130465596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130485596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130505548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 130505589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130505596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 130505629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130525596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130545548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130545596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130565596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130585548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 130585589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130585596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130605596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130625548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130625596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130645596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130665548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 130665554 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk142_27015 at time 130665594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130665596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/TChk142_27015 at time 130665738 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/TChk140_92609 at time 130665789 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130685596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130705548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130705596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130725596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130745548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk142_92611 at time 130745589 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130745596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130765596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk142_92611 at time 130785548 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130785596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130805596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/TChk140_92609 at time 130825548 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/TChk140_92609 at time 130825589 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk142_92611 at time 130825596 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/TChk145_27018 at time 130825629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/TChk140_92609 at time 130845596 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /cam_sys_tb/cam1/debugger/inst/ila_core_inst/shifte