{"design__instance__count": 642, "design__instance__area": 5328.86, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 7.999421359272674e-05, "power__switching__total": 3.354179716552608e-05, "power__leakage__total": 5.472660991046041e-09, "power__total": 0.00011354147864039987, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.6091328724945457, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.306593537014115, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.24218733259917982, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.2493034738102267, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.242187, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.249303, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.8512790713295, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.546280369735364, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6723183866593822, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.12761037032711278, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.672318, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.12761, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.9230541037230331, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.6166682894427002, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.09539590221110913, "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.6042438942450368, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.095396, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.604244, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 133, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.9144462668139118, "clock__skew__worst_setup": -2.5653637718007563, "timing__hold__ws": 0.08691093923871339, "timing__setup__ws": 0.10741075000119349, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.086911, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 0.107411, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 108.465 119.185", "design__core__bbox": "5.52 10.88 102.58 106.08", "design__io": 19, "design__die__area": 12927.4, "design__core__area": 9240.11, "design__instance__count__stdcell": 642, "design__instance__area__stdcell": 5328.86, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.57671, "design__instance__utilization__stdcell": 0.57671, "design__instance__count__class:buffer": 9, "design__instance__count__class:inverter": 32, "design__instance__count__class:sequential_cell": 136, "design__instance__count__class:multi_input_combinational_cell": 153, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 609, "design__instance__count__class:tap_cell": 129, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 17, "design__io__hpwl": 758010, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 106.8, "design__instance__displacement__mean": 0.15, "design__instance__displacement__max": 7.82, "route__wirelength__estimated": 5295.26, "design__violations": 0, "design__instance__count__class:clock_buffer": 1, "design__instance__count__class:timing_repair_buffer": 38, "design__instance__count__setup_buffer": 3, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 144, "route__net": 382, "route__net__special": 2, "route__drc_errors__iter:1": 116, "route__wirelength__iter:1": 6175, "route__drc_errors__iter:2": 4, "route__wirelength__iter:2": 6041, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 6029, "route__drc_errors": 0, "route__wirelength": 6029, "route__vias": 2548, "route__vias__singlecut": 2548, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 586.82, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.5970341057192141, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.2944978788633403, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2428774194952282, "timing__setup__ws__corner:min_tt_025C_1v80": 1.2625806313372225, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.242877, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.262581, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.8302796463140205, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.5252578520803195, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6755814987544962, "timing__setup__ws__corner:min_ss_100C_1v60": 0.14995582977571606, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.675582, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.149956, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.9144462668139118, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.608142831084336, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.0973410130052639, "timing__setup__ws__corner:min_ff_n40C_1v95": 1.611796963739782, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.097341, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.611797, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.6209708478740172, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.3185412024315217, "timing__hold__ws__corner:max_tt_025C_1v80": 0.23453212258328032, "timing__setup__ws__corner:max_tt_025C_1v80": 1.237956217021518, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.234532, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.237956, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.8704233136183626, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.5653637718007563, "timing__hold__ws__corner:max_ss_100C_1v60": 0.6633601633537796, "timing__setup__ws__corner:max_ss_100C_1v60": 0.10741075000119349, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.66336, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.107411, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.9319869584318055, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.6255250383609822, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.08691093923871339, "timing__setup__ws__corner:max_ff_n40C_1v95": 1.597646282712306, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.086911, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.597646, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.79442, "design_powergrid__drop__average__net:vccd1__corner:nom_ff_n40C_1v95": 1.7984, "design_powergrid__drop__worst__net:vccd1__corner:nom_ff_n40C_1v95": 0.00557928, "design_powergrid__voltage__worst__net:vssd1__corner:nom_ff_n40C_1v95": 0.00555815, "design_powergrid__drop__average__net:vssd1__corner:nom_ff_n40C_1v95": 0.00171513, "design_powergrid__drop__worst__net:vssd1__corner:nom_ff_n40C_1v95": 0.00555815, "design_powergrid__voltage__worst": 0.00555815, "design_powergrid__voltage__worst__net:vccd1": 1.79442, "design_powergrid__drop__worst": 0.00557928, "design_powergrid__drop__worst__net:vccd1": 0.00557928, "design_powergrid__voltage__worst__net:vssd1": 0.00555815, "design_powergrid__drop__worst__net:vssd1": 0.00555815, "ir__voltage__worst": 1.79, "ir__drop__avg": 0.0016, "ir__drop__worst": 0.00558, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}