
Transmitter_3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d88  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08005e94  08005e94  00015e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f48  08005f48  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08005f48  08005f48  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f48  08005f48  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f48  08005f48  00015f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f4c  08005f4c  00015f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08005f50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  20000064  08005fb4  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  08005fb4  000203b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010a0f  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024cb  00000000  00000000  00030adf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  00032fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d23  00000000  00000000  00034040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018117  00000000  00000000  00034d63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014182  00000000  00000000  0004ce7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000902a4  00000000  00000000  00060ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ba4  00000000  00000000  000f12a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000f5e44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08005e7c 	.word	0x08005e7c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08005e7c 	.word	0x08005e7c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800014e:	b0bd      	sub	sp, #244	; 0xf4
 8000150:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 ff3d 	bl	8000fd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 fa63 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 fc6f 	bl	8000a3c <MX_GPIO_Init>
  MX_DMA_Init();
 800015e:	f000 fc4f 	bl	8000a00 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000162:	f000 fc23 	bl	80009ac <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000166:	f000 fb79 	bl	800085c <MX_TIM3_Init>
  MX_TIM4_Init();
 800016a:	f000 fbcb 	bl	8000904 <MX_TIM4_Init>
  MX_ADC1_Init();
 800016e:	f000 fab3 	bl	80006d8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000172:	f000 fb45 	bl	8000800 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	__HAL_TIM_SET_COUNTER(&htim3, encoders_start_counter);
 8000176:	4b95      	ldr	r3, [pc, #596]	; (80003cc <main+0x280>)
 8000178:	881a      	ldrh	r2, [r3, #0]
 800017a:	4b95      	ldr	r3, [pc, #596]	; (80003d0 <main+0x284>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000180:	213c      	movs	r1, #60	; 0x3c
 8000182:	4893      	ldr	r0, [pc, #588]	; (80003d0 <main+0x284>)
 8000184:	f004 fe86 	bl	8004e94 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim4, encoders_start_counter);
 8000188:	4b90      	ldr	r3, [pc, #576]	; (80003cc <main+0x280>)
 800018a:	881a      	ldrh	r2, [r3, #0]
 800018c:	4b91      	ldr	r3, [pc, #580]	; (80003d4 <main+0x288>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000192:	213c      	movs	r1, #60	; 0x3c
 8000194:	488f      	ldr	r0, [pc, #572]	; (80003d4 <main+0x288>)
 8000196:	f004 fe7d 	bl	8004e94 <HAL_TIM_Encoder_Start>

	HAL_ADCEx_Calibration_Start(&hadc1);//калибровка ADC
 800019a:	488f      	ldr	r0, [pc, #572]	; (80003d8 <main+0x28c>)
 800019c:	f001 fb46 	bl	800182c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcData, 7);
 80001a0:	2207      	movs	r2, #7
 80001a2:	498e      	ldr	r1, [pc, #568]	; (80003dc <main+0x290>)
 80001a4:	488c      	ldr	r0, [pc, #560]	; (80003d8 <main+0x28c>)
 80001a6:	f001 f84d 	bl	8001244 <HAL_ADC_Start_DMA>


	uint8_t message[100] = { '\0' };
 80001aa:	2300      	movs	r3, #0
 80001ac:	637b      	str	r3, [r7, #52]	; 0x34
 80001ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80001b2:	2260      	movs	r2, #96	; 0x60
 80001b4:	2100      	movs	r1, #0
 80001b6:	4618      	mov	r0, r3
 80001b8:	f005 f9ce 	bl	8005558 <memset>
	transmit_data[4] = 127;
 80001bc:	4b88      	ldr	r3, [pc, #544]	; (80003e0 <main+0x294>)
 80001be:	227f      	movs	r2, #127	; 0x7f
 80001c0:	711a      	strb	r2, [r3, #4]
	transmit_data[5] = 127;
 80001c2:	4b87      	ldr	r3, [pc, #540]	; (80003e0 <main+0x294>)
 80001c4:	227f      	movs	r2, #127	; 0x7f
 80001c6:	715a      	strb	r2, [r3, #5]
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		//обработка энкодера 1
		encoder_1_cur_counter = __HAL_TIM_GET_COUNTER(&htim3);
 80001c8:	4b81      	ldr	r3, [pc, #516]	; (80003d0 <main+0x284>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001ce:	b29a      	uxth	r2, r3
 80001d0:	4b84      	ldr	r3, [pc, #528]	; (80003e4 <main+0x298>)
 80001d2:	801a      	strh	r2, [r3, #0]
		if (encoder_1_cur_counter != encoder_1_prev_counter) {
 80001d4:	4b83      	ldr	r3, [pc, #524]	; (80003e4 <main+0x298>)
 80001d6:	881a      	ldrh	r2, [r3, #0]
 80001d8:	4b83      	ldr	r3, [pc, #524]	; (80003e8 <main+0x29c>)
 80001da:	881b      	ldrh	r3, [r3, #0]
 80001dc:	429a      	cmp	r2, r3
 80001de:	d026      	beq.n	800022e <main+0xe2>
			if (encoder_1_cur_counter > encoder_1_prev_counter) {
 80001e0:	4b80      	ldr	r3, [pc, #512]	; (80003e4 <main+0x298>)
 80001e2:	881a      	ldrh	r2, [r3, #0]
 80001e4:	4b80      	ldr	r3, [pc, #512]	; (80003e8 <main+0x29c>)
 80001e6:	881b      	ldrh	r3, [r3, #0]
 80001e8:	429a      	cmp	r2, r3
 80001ea:	d90e      	bls.n	800020a <main+0xbe>
				if (transmit_data[4] > 251) {
 80001ec:	4b7c      	ldr	r3, [pc, #496]	; (80003e0 <main+0x294>)
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	2bfb      	cmp	r3, #251	; 0xfb
 80001f2:	d903      	bls.n	80001fc <main+0xb0>
					transmit_data[4] = 255;
 80001f4:	4b7a      	ldr	r3, [pc, #488]	; (80003e0 <main+0x294>)
 80001f6:	22ff      	movs	r2, #255	; 0xff
 80001f8:	711a      	strb	r2, [r3, #4]
 80001fa:	e014      	b.n	8000226 <main+0xda>
				} else {
					transmit_data[4] += 2;
 80001fc:	4b78      	ldr	r3, [pc, #480]	; (80003e0 <main+0x294>)
 80001fe:	791b      	ldrb	r3, [r3, #4]
 8000200:	3302      	adds	r3, #2
 8000202:	b2da      	uxtb	r2, r3
 8000204:	4b76      	ldr	r3, [pc, #472]	; (80003e0 <main+0x294>)
 8000206:	711a      	strb	r2, [r3, #4]
 8000208:	e00d      	b.n	8000226 <main+0xda>
				}
			} else {
				if (transmit_data[4] < 4) {
 800020a:	4b75      	ldr	r3, [pc, #468]	; (80003e0 <main+0x294>)
 800020c:	791b      	ldrb	r3, [r3, #4]
 800020e:	2b03      	cmp	r3, #3
 8000210:	d803      	bhi.n	800021a <main+0xce>
					transmit_data[4] = 0;
 8000212:	4b73      	ldr	r3, [pc, #460]	; (80003e0 <main+0x294>)
 8000214:	2200      	movs	r2, #0
 8000216:	711a      	strb	r2, [r3, #4]
 8000218:	e005      	b.n	8000226 <main+0xda>
				} else {
					transmit_data[4] -= 2;
 800021a:	4b71      	ldr	r3, [pc, #452]	; (80003e0 <main+0x294>)
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	3b02      	subs	r3, #2
 8000220:	b2da      	uxtb	r2, r3
 8000222:	4b6f      	ldr	r3, [pc, #444]	; (80003e0 <main+0x294>)
 8000224:	711a      	strb	r2, [r3, #4]
				}
			}
			encoder_1_prev_counter = encoder_1_cur_counter;
 8000226:	4b6f      	ldr	r3, [pc, #444]	; (80003e4 <main+0x298>)
 8000228:	881a      	ldrh	r2, [r3, #0]
 800022a:	4b6f      	ldr	r3, [pc, #444]	; (80003e8 <main+0x29c>)
 800022c:	801a      	strh	r2, [r3, #0]
		}
		//обработка энкодера 2
		encoder_2_encoder_1_cur_counter = __HAL_TIM_GET_COUNTER(&htim4);
 800022e:	4b69      	ldr	r3, [pc, #420]	; (80003d4 <main+0x288>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000234:	b29a      	uxth	r2, r3
 8000236:	4b6d      	ldr	r3, [pc, #436]	; (80003ec <main+0x2a0>)
 8000238:	801a      	strh	r2, [r3, #0]
		if (encoder_2_encoder_1_cur_counter != encoder_2_encoder_1_prev_counter) {
 800023a:	4b6c      	ldr	r3, [pc, #432]	; (80003ec <main+0x2a0>)
 800023c:	881a      	ldrh	r2, [r3, #0]
 800023e:	4b6c      	ldr	r3, [pc, #432]	; (80003f0 <main+0x2a4>)
 8000240:	881b      	ldrh	r3, [r3, #0]
 8000242:	429a      	cmp	r2, r3
 8000244:	d026      	beq.n	8000294 <main+0x148>
			if (encoder_2_encoder_1_cur_counter > encoder_2_encoder_1_prev_counter) {
 8000246:	4b69      	ldr	r3, [pc, #420]	; (80003ec <main+0x2a0>)
 8000248:	881a      	ldrh	r2, [r3, #0]
 800024a:	4b69      	ldr	r3, [pc, #420]	; (80003f0 <main+0x2a4>)
 800024c:	881b      	ldrh	r3, [r3, #0]
 800024e:	429a      	cmp	r2, r3
 8000250:	d90e      	bls.n	8000270 <main+0x124>
				if (transmit_data[5] > 251) {
 8000252:	4b63      	ldr	r3, [pc, #396]	; (80003e0 <main+0x294>)
 8000254:	795b      	ldrb	r3, [r3, #5]
 8000256:	2bfb      	cmp	r3, #251	; 0xfb
 8000258:	d903      	bls.n	8000262 <main+0x116>
					transmit_data[5] = 255;
 800025a:	4b61      	ldr	r3, [pc, #388]	; (80003e0 <main+0x294>)
 800025c:	22ff      	movs	r2, #255	; 0xff
 800025e:	715a      	strb	r2, [r3, #5]
 8000260:	e014      	b.n	800028c <main+0x140>
				} else {
					transmit_data[5] += 2;
 8000262:	4b5f      	ldr	r3, [pc, #380]	; (80003e0 <main+0x294>)
 8000264:	795b      	ldrb	r3, [r3, #5]
 8000266:	3302      	adds	r3, #2
 8000268:	b2da      	uxtb	r2, r3
 800026a:	4b5d      	ldr	r3, [pc, #372]	; (80003e0 <main+0x294>)
 800026c:	715a      	strb	r2, [r3, #5]
 800026e:	e00d      	b.n	800028c <main+0x140>
				}
			} else {
				if (transmit_data[5] < 4) {
 8000270:	4b5b      	ldr	r3, [pc, #364]	; (80003e0 <main+0x294>)
 8000272:	795b      	ldrb	r3, [r3, #5]
 8000274:	2b03      	cmp	r3, #3
 8000276:	d803      	bhi.n	8000280 <main+0x134>
					transmit_data[5] = 0;
 8000278:	4b59      	ldr	r3, [pc, #356]	; (80003e0 <main+0x294>)
 800027a:	2200      	movs	r2, #0
 800027c:	715a      	strb	r2, [r3, #5]
 800027e:	e005      	b.n	800028c <main+0x140>
				} else {
					transmit_data[5] -= 2;
 8000280:	4b57      	ldr	r3, [pc, #348]	; (80003e0 <main+0x294>)
 8000282:	795b      	ldrb	r3, [r3, #5]
 8000284:	3b02      	subs	r3, #2
 8000286:	b2da      	uxtb	r2, r3
 8000288:	4b55      	ldr	r3, [pc, #340]	; (80003e0 <main+0x294>)
 800028a:	715a      	strb	r2, [r3, #5]
				}
			}
			encoder_2_encoder_1_prev_counter = encoder_2_encoder_1_cur_counter;
 800028c:	4b57      	ldr	r3, [pc, #348]	; (80003ec <main+0x2a0>)
 800028e:	881a      	ldrh	r2, [r3, #0]
 8000290:	4b57      	ldr	r3, [pc, #348]	; (80003f0 <main+0x2a4>)
 8000292:	801a      	strh	r2, [r3, #0]
		}

		//обработка кнопки энкодера 1
		if (HAL_GPIO_ReadPin(ENCODER_1_KEY_GPIO_Port, ENCODER_1_KEY_Pin)) {
 8000294:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000298:	4856      	ldr	r0, [pc, #344]	; (80003f4 <main+0x2a8>)
 800029a:	f002 f879 	bl	8002390 <HAL_GPIO_ReadPin>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d002      	beq.n	80002aa <main+0x15e>
			encoder_1_key_flag = 1;
 80002a4:	4b54      	ldr	r3, [pc, #336]	; (80003f8 <main+0x2ac>)
 80002a6:	2201      	movs	r2, #1
 80002a8:	701a      	strb	r2, [r3, #0]
		}
		if (encoder_1_key_flag) {
 80002aa:	4b53      	ldr	r3, [pc, #332]	; (80003f8 <main+0x2ac>)
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d056      	beq.n	8000360 <main+0x214>
			uint32_t ms = HAL_GetTick();
 80002b2:	f000 fee5 	bl	8001080 <HAL_GetTick>
 80002b6:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
			uint8_t key1_state = HAL_GPIO_ReadPin(ENCODER_1_KEY_GPIO_Port, ENCODER_1_KEY_Pin);
 80002ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002be:	484d      	ldr	r0, [pc, #308]	; (80003f4 <main+0x2a8>)
 80002c0:	f002 f866 	bl	8002390 <HAL_GPIO_ReadPin>
 80002c4:	4603      	mov	r3, r0
 80002c6:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
			if (key1_state == 0 && !encoder_1_key_short_state && (ms - encoder_1_key_time) > 50) {
 80002ca:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d115      	bne.n	80002fe <main+0x1b2>
 80002d2:	4b4a      	ldr	r3, [pc, #296]	; (80003fc <main+0x2b0>)
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d111      	bne.n	80002fe <main+0x1b2>
 80002da:	4b49      	ldr	r3, [pc, #292]	; (8000400 <main+0x2b4>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80002e2:	1ad3      	subs	r3, r2, r3
 80002e4:	2b32      	cmp	r3, #50	; 0x32
 80002e6:	d90a      	bls.n	80002fe <main+0x1b2>
				encoder_1_key_short_state = 1;
 80002e8:	4b44      	ldr	r3, [pc, #272]	; (80003fc <main+0x2b0>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	701a      	strb	r2, [r3, #0]
				encoder_1_key_long_state = 0;
 80002ee:	4b45      	ldr	r3, [pc, #276]	; (8000404 <main+0x2b8>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	701a      	strb	r2, [r3, #0]
				encoder_1_key_time = ms;
 80002f4:	4a42      	ldr	r2, [pc, #264]	; (8000400 <main+0x2b4>)
 80002f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80002fa:	6013      	str	r3, [r2, #0]
 80002fc:	e030      	b.n	8000360 <main+0x214>
			} else if (key1_state == 0 && !encoder_1_key_long_state
 80002fe:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8000302:	2b00      	cmp	r3, #0
 8000304:	d10f      	bne.n	8000326 <main+0x1da>
 8000306:	4b3f      	ldr	r3, [pc, #252]	; (8000404 <main+0x2b8>)
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d10b      	bne.n	8000326 <main+0x1da>
					&& (ms - encoder_1_key_time) > 2000) {
 800030e:	4b3c      	ldr	r3, [pc, #240]	; (8000400 <main+0x2b4>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000316:	1ad3      	subs	r3, r2, r3
 8000318:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800031c:	d903      	bls.n	8000326 <main+0x1da>
				encoder_1_key_long_state = 1;
 800031e:	4b39      	ldr	r3, [pc, #228]	; (8000404 <main+0x2b8>)
 8000320:	2201      	movs	r2, #1
 8000322:	701a      	strb	r2, [r3, #0]
 8000324:	e01c      	b.n	8000360 <main+0x214>

			} else if (key1_state == 1 && encoder_1_key_short_state
 8000326:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 800032a:	2b01      	cmp	r3, #1
 800032c:	d118      	bne.n	8000360 <main+0x214>
 800032e:	4b33      	ldr	r3, [pc, #204]	; (80003fc <main+0x2b0>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d014      	beq.n	8000360 <main+0x214>
					&& (ms - encoder_1_key_time) > 50) {
 8000336:	4b32      	ldr	r3, [pc, #200]	; (8000400 <main+0x2b4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800033e:	1ad3      	subs	r3, r2, r3
 8000340:	2b32      	cmp	r3, #50	; 0x32
 8000342:	d90d      	bls.n	8000360 <main+0x214>
				encoder_1_key_short_state = 0;
 8000344:	4b2d      	ldr	r3, [pc, #180]	; (80003fc <main+0x2b0>)
 8000346:	2200      	movs	r2, #0
 8000348:	701a      	strb	r2, [r3, #0]
				encoder_1_key_time = ms;
 800034a:	4a2d      	ldr	r2, [pc, #180]	; (8000400 <main+0x2b4>)
 800034c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000350:	6013      	str	r3, [r2, #0]
				if (!encoder_1_key_long_state) {
 8000352:	4b2c      	ldr	r3, [pc, #176]	; (8000404 <main+0x2b8>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d102      	bne.n	8000360 <main+0x214>

					transmit_data[4] = 127;
 800035a:	4b21      	ldr	r3, [pc, #132]	; (80003e0 <main+0x294>)
 800035c:	227f      	movs	r2, #127	; 0x7f
 800035e:	711a      	strb	r2, [r3, #4]
				}
			}
		}

		//обработка кнопки энкодера 2
		if (HAL_GPIO_ReadPin(ENCODER_2_KEY_GPIO_Port, ENCODER_2_KEY_Pin)) {
 8000360:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000364:	4823      	ldr	r0, [pc, #140]	; (80003f4 <main+0x2a8>)
 8000366:	f002 f813 	bl	8002390 <HAL_GPIO_ReadPin>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d002      	beq.n	8000376 <main+0x22a>
			encoder_2_key_flag = 1;
 8000370:	4b25      	ldr	r3, [pc, #148]	; (8000408 <main+0x2bc>)
 8000372:	2201      	movs	r2, #1
 8000374:	701a      	strb	r2, [r3, #0]
		}
		if (encoder_2_key_flag) {
 8000376:	4b24      	ldr	r3, [pc, #144]	; (8000408 <main+0x2bc>)
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d07d      	beq.n	800047a <main+0x32e>
			uint32_t ms_2 = HAL_GetTick();
 800037e:	f000 fe7f 	bl	8001080 <HAL_GetTick>
 8000382:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
			uint8_t key2_state = HAL_GPIO_ReadPin(ENCODER_2_KEY_GPIO_Port, ENCODER_2_KEY_Pin);
 8000386:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800038a:	481a      	ldr	r0, [pc, #104]	; (80003f4 <main+0x2a8>)
 800038c:	f002 f800 	bl	8002390 <HAL_GPIO_ReadPin>
 8000390:	4603      	mov	r3, r0
 8000392:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			if (key2_state == 0 && !encoder_2_key_encoder_1_key_short_state && (ms_2 - encoder_2_key_time) > 50) {
 8000396:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 800039a:	2b00      	cmp	r3, #0
 800039c:	d13c      	bne.n	8000418 <main+0x2cc>
 800039e:	4b1b      	ldr	r3, [pc, #108]	; (800040c <main+0x2c0>)
 80003a0:	781b      	ldrb	r3, [r3, #0]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d138      	bne.n	8000418 <main+0x2cc>
 80003a6:	4b1a      	ldr	r3, [pc, #104]	; (8000410 <main+0x2c4>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80003ae:	1ad3      	subs	r3, r2, r3
 80003b0:	2b32      	cmp	r3, #50	; 0x32
 80003b2:	d931      	bls.n	8000418 <main+0x2cc>
				encoder_2_key_encoder_1_key_short_state = 1;
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <main+0x2c0>)
 80003b6:	2201      	movs	r2, #1
 80003b8:	701a      	strb	r2, [r3, #0]
				encoder_2_key_encoder_1_key_long_state = 0;
 80003ba:	4b16      	ldr	r3, [pc, #88]	; (8000414 <main+0x2c8>)
 80003bc:	2200      	movs	r2, #0
 80003be:	701a      	strb	r2, [r3, #0]
				encoder_2_key_time = ms_2;
 80003c0:	4a13      	ldr	r2, [pc, #76]	; (8000410 <main+0x2c4>)
 80003c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80003c6:	6013      	str	r3, [r2, #0]
 80003c8:	e057      	b.n	800047a <main+0x32e>
 80003ca:	bf00      	nop
 80003cc:	20000000 	.word	0x20000000
 80003d0:	20000148 	.word	0x20000148
 80003d4:	20000190 	.word	0x20000190
 80003d8:	20000080 	.word	0x20000080
 80003dc:	20000238 	.word	0x20000238
 80003e0:	20000248 	.word	0x20000248
 80003e4:	20000232 	.word	0x20000232
 80003e8:	20000002 	.word	0x20000002
 80003ec:	20000234 	.word	0x20000234
 80003f0:	20000004 	.word	0x20000004
 80003f4:	40010c00 	.word	0x40010c00
 80003f8:	20000220 	.word	0x20000220
 80003fc:	20000228 	.word	0x20000228
 8000400:	20000224 	.word	0x20000224
 8000404:	20000229 	.word	0x20000229
 8000408:	2000022a 	.word	0x2000022a
 800040c:	20000230 	.word	0x20000230
 8000410:	2000022c 	.word	0x2000022c
 8000414:	20000231 	.word	0x20000231
			} else if (key2_state == 0 && !encoder_2_key_encoder_1_key_long_state
 8000418:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 800041c:	2b00      	cmp	r3, #0
 800041e:	d10f      	bne.n	8000440 <main+0x2f4>
 8000420:	4b74      	ldr	r3, [pc, #464]	; (80005f4 <main+0x4a8>)
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	2b00      	cmp	r3, #0
 8000426:	d10b      	bne.n	8000440 <main+0x2f4>
					&& (ms_2 - encoder_2_key_time) > 2000) {
 8000428:	4b73      	ldr	r3, [pc, #460]	; (80005f8 <main+0x4ac>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8000430:	1ad3      	subs	r3, r2, r3
 8000432:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000436:	d903      	bls.n	8000440 <main+0x2f4>
				encoder_2_key_encoder_1_key_long_state = 1;
 8000438:	4b6e      	ldr	r3, [pc, #440]	; (80005f4 <main+0x4a8>)
 800043a:	2201      	movs	r2, #1
 800043c:	701a      	strb	r2, [r3, #0]
 800043e:	e01c      	b.n	800047a <main+0x32e>

			} else if (key2_state == 1 && encoder_2_key_encoder_1_key_short_state
 8000440:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000444:	2b01      	cmp	r3, #1
 8000446:	d118      	bne.n	800047a <main+0x32e>
 8000448:	4b6c      	ldr	r3, [pc, #432]	; (80005fc <main+0x4b0>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d014      	beq.n	800047a <main+0x32e>
					&& (ms_2 - encoder_2_key_time) > 50) {
 8000450:	4b69      	ldr	r3, [pc, #420]	; (80005f8 <main+0x4ac>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8000458:	1ad3      	subs	r3, r2, r3
 800045a:	2b32      	cmp	r3, #50	; 0x32
 800045c:	d90d      	bls.n	800047a <main+0x32e>
				encoder_2_key_encoder_1_key_short_state = 0;
 800045e:	4b67      	ldr	r3, [pc, #412]	; (80005fc <main+0x4b0>)
 8000460:	2200      	movs	r2, #0
 8000462:	701a      	strb	r2, [r3, #0]
				encoder_2_key_time = ms_2;
 8000464:	4a64      	ldr	r2, [pc, #400]	; (80005f8 <main+0x4ac>)
 8000466:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800046a:	6013      	str	r3, [r2, #0]
				if (!encoder_2_key_encoder_1_key_long_state) {
 800046c:	4b61      	ldr	r3, [pc, #388]	; (80005f4 <main+0x4a8>)
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d102      	bne.n	800047a <main+0x32e>

					transmit_data[5] = 127;
 8000474:	4b62      	ldr	r3, [pc, #392]	; (8000600 <main+0x4b4>)
 8000476:	227f      	movs	r2, #127	; 0x7f
 8000478:	715a      	strb	r2, [r3, #5]
				}
			}
		}

		//обработка потенциометров
		transmit_data[0]=adcData[2]*255/4095;
 800047a:	4b62      	ldr	r3, [pc, #392]	; (8000604 <main+0x4b8>)
 800047c:	889b      	ldrh	r3, [r3, #4]
 800047e:	461a      	mov	r2, r3
 8000480:	4613      	mov	r3, r2
 8000482:	021b      	lsls	r3, r3, #8
 8000484:	1a9b      	subs	r3, r3, r2
 8000486:	4a60      	ldr	r2, [pc, #384]	; (8000608 <main+0x4bc>)
 8000488:	fb82 1203 	smull	r1, r2, r2, r3
 800048c:	441a      	add	r2, r3
 800048e:	12d2      	asrs	r2, r2, #11
 8000490:	17db      	asrs	r3, r3, #31
 8000492:	1ad3      	subs	r3, r2, r3
 8000494:	b2da      	uxtb	r2, r3
 8000496:	4b5a      	ldr	r3, [pc, #360]	; (8000600 <main+0x4b4>)
 8000498:	701a      	strb	r2, [r3, #0]
		transmit_data[1]=adcData[3]*255/4095;
 800049a:	4b5a      	ldr	r3, [pc, #360]	; (8000604 <main+0x4b8>)
 800049c:	88db      	ldrh	r3, [r3, #6]
 800049e:	461a      	mov	r2, r3
 80004a0:	4613      	mov	r3, r2
 80004a2:	021b      	lsls	r3, r3, #8
 80004a4:	1a9b      	subs	r3, r3, r2
 80004a6:	4a58      	ldr	r2, [pc, #352]	; (8000608 <main+0x4bc>)
 80004a8:	fb82 1203 	smull	r1, r2, r2, r3
 80004ac:	441a      	add	r2, r3
 80004ae:	12d2      	asrs	r2, r2, #11
 80004b0:	17db      	asrs	r3, r3, #31
 80004b2:	1ad3      	subs	r3, r2, r3
 80004b4:	b2da      	uxtb	r2, r3
 80004b6:	4b52      	ldr	r3, [pc, #328]	; (8000600 <main+0x4b4>)
 80004b8:	705a      	strb	r2, [r3, #1]
		transmit_data[2]=adcData[4]*255/4095;
 80004ba:	4b52      	ldr	r3, [pc, #328]	; (8000604 <main+0x4b8>)
 80004bc:	891b      	ldrh	r3, [r3, #8]
 80004be:	461a      	mov	r2, r3
 80004c0:	4613      	mov	r3, r2
 80004c2:	021b      	lsls	r3, r3, #8
 80004c4:	1a9b      	subs	r3, r3, r2
 80004c6:	4a50      	ldr	r2, [pc, #320]	; (8000608 <main+0x4bc>)
 80004c8:	fb82 1203 	smull	r1, r2, r2, r3
 80004cc:	441a      	add	r2, r3
 80004ce:	12d2      	asrs	r2, r2, #11
 80004d0:	17db      	asrs	r3, r3, #31
 80004d2:	1ad3      	subs	r3, r2, r3
 80004d4:	b2da      	uxtb	r2, r3
 80004d6:	4b4a      	ldr	r3, [pc, #296]	; (8000600 <main+0x4b4>)
 80004d8:	709a      	strb	r2, [r3, #2]
		transmit_data[3]=adcData[5]*255/4095;
 80004da:	4b4a      	ldr	r3, [pc, #296]	; (8000604 <main+0x4b8>)
 80004dc:	895b      	ldrh	r3, [r3, #10]
 80004de:	461a      	mov	r2, r3
 80004e0:	4613      	mov	r3, r2
 80004e2:	021b      	lsls	r3, r3, #8
 80004e4:	1a9b      	subs	r3, r3, r2
 80004e6:	4a48      	ldr	r2, [pc, #288]	; (8000608 <main+0x4bc>)
 80004e8:	fb82 1203 	smull	r1, r2, r2, r3
 80004ec:	441a      	add	r2, r3
 80004ee:	12d2      	asrs	r2, r2, #11
 80004f0:	17db      	asrs	r3, r3, #31
 80004f2:	1ad3      	subs	r3, r2, r3
 80004f4:	b2da      	uxtb	r2, r3
 80004f6:	4b42      	ldr	r3, [pc, #264]	; (8000600 <main+0x4b4>)
 80004f8:	70da      	strb	r2, [r3, #3]
		//(x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;

		//запрос в расширитель портов pcf8575

		HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_ADDRESS << 1), &regAddress, 1);
 80004fa:	2301      	movs	r3, #1
 80004fc:	4a43      	ldr	r2, [pc, #268]	; (800060c <main+0x4c0>)
 80004fe:	214c      	movs	r1, #76	; 0x4c
 8000500:	4843      	ldr	r0, [pc, #268]	; (8000610 <main+0x4c4>)
 8000502:	f002 f8b5 	bl	8002670 <HAL_I2C_Master_Transmit_IT>

		//отправка данных в uart
		if (HAL_GetTick() - tx_time > 100) { //каждые 100 мс
 8000506:	f000 fdbb 	bl	8001080 <HAL_GetTick>
 800050a:	4602      	mov	r2, r0
 800050c:	4b41      	ldr	r3, [pc, #260]	; (8000614 <main+0x4c8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	2b64      	cmp	r3, #100	; 0x64
 8000514:	f67f ae58 	bls.w	80001c8 <main+0x7c>
			sprintf(message,
					"%d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n\r",
					transmit_data[0], transmit_data[1], transmit_data[2],
 8000518:	4b39      	ldr	r3, [pc, #228]	; (8000600 <main+0x4b4>)
 800051a:	781b      	ldrb	r3, [r3, #0]
			sprintf(message,
 800051c:	469c      	mov	ip, r3
					transmit_data[0], transmit_data[1], transmit_data[2],
 800051e:	4b38      	ldr	r3, [pc, #224]	; (8000600 <main+0x4b4>)
 8000520:	785b      	ldrb	r3, [r3, #1]
			sprintf(message,
 8000522:	469e      	mov	lr, r3
					transmit_data[0], transmit_data[1], transmit_data[2],
 8000524:	4b36      	ldr	r3, [pc, #216]	; (8000600 <main+0x4b4>)
 8000526:	789b      	ldrb	r3, [r3, #2]
			sprintf(message,
 8000528:	62fb      	str	r3, [r7, #44]	; 0x2c
					transmit_data[3], transmit_data[4], transmit_data[5],
 800052a:	4b35      	ldr	r3, [pc, #212]	; (8000600 <main+0x4b4>)
 800052c:	78db      	ldrb	r3, [r3, #3]
			sprintf(message,
 800052e:	62bb      	str	r3, [r7, #40]	; 0x28
					transmit_data[3], transmit_data[4], transmit_data[5],
 8000530:	4b33      	ldr	r3, [pc, #204]	; (8000600 <main+0x4b4>)
 8000532:	791b      	ldrb	r3, [r3, #4]
			sprintf(message,
 8000534:	627b      	str	r3, [r7, #36]	; 0x24
					transmit_data[3], transmit_data[4], transmit_data[5],
 8000536:	4b32      	ldr	r3, [pc, #200]	; (8000600 <main+0x4b4>)
 8000538:	795b      	ldrb	r3, [r3, #5]
			sprintf(message,
 800053a:	623b      	str	r3, [r7, #32]
					transmit_data[6], transmit_data[7], transmit_data[8],
 800053c:	4b30      	ldr	r3, [pc, #192]	; (8000600 <main+0x4b4>)
 800053e:	799b      	ldrb	r3, [r3, #6]
			sprintf(message,
 8000540:	61fb      	str	r3, [r7, #28]
					transmit_data[6], transmit_data[7], transmit_data[8],
 8000542:	4b2f      	ldr	r3, [pc, #188]	; (8000600 <main+0x4b4>)
 8000544:	79db      	ldrb	r3, [r3, #7]
			sprintf(message,
 8000546:	61bb      	str	r3, [r7, #24]
					transmit_data[6], transmit_data[7], transmit_data[8],
 8000548:	4b2d      	ldr	r3, [pc, #180]	; (8000600 <main+0x4b4>)
 800054a:	7a1b      	ldrb	r3, [r3, #8]
			sprintf(message,
 800054c:	617b      	str	r3, [r7, #20]
					transmit_data[9], transmit_data[10], transmit_data[11],
 800054e:	4b2c      	ldr	r3, [pc, #176]	; (8000600 <main+0x4b4>)
 8000550:	7a5b      	ldrb	r3, [r3, #9]
			sprintf(message,
 8000552:	613b      	str	r3, [r7, #16]
					transmit_data[9], transmit_data[10], transmit_data[11],
 8000554:	4b2a      	ldr	r3, [pc, #168]	; (8000600 <main+0x4b4>)
 8000556:	7a9b      	ldrb	r3, [r3, #10]
			sprintf(message,
 8000558:	60fb      	str	r3, [r7, #12]
					transmit_data[9], transmit_data[10], transmit_data[11],
 800055a:	4b29      	ldr	r3, [pc, #164]	; (8000600 <main+0x4b4>)
 800055c:	7adb      	ldrb	r3, [r3, #11]
			sprintf(message,
 800055e:	60bb      	str	r3, [r7, #8]
					transmit_data[12], transmit_data[13], transmit_data[14],
 8000560:	4b27      	ldr	r3, [pc, #156]	; (8000600 <main+0x4b4>)
 8000562:	7b1b      	ldrb	r3, [r3, #12]
			sprintf(message,
 8000564:	607b      	str	r3, [r7, #4]
					transmit_data[12], transmit_data[13], transmit_data[14],
 8000566:	4b26      	ldr	r3, [pc, #152]	; (8000600 <main+0x4b4>)
 8000568:	7b5b      	ldrb	r3, [r3, #13]
			sprintf(message,
 800056a:	603b      	str	r3, [r7, #0]
					transmit_data[12], transmit_data[13], transmit_data[14],
 800056c:	4b24      	ldr	r3, [pc, #144]	; (8000600 <main+0x4b4>)
 800056e:	7b9b      	ldrb	r3, [r3, #14]
			sprintf(message,
 8000570:	461e      	mov	r6, r3
					transmit_data[15], transmit_data[16], transmit_data[17],
 8000572:	4b23      	ldr	r3, [pc, #140]	; (8000600 <main+0x4b4>)
 8000574:	7bdb      	ldrb	r3, [r3, #15]
			sprintf(message,
 8000576:	461d      	mov	r5, r3
					transmit_data[15], transmit_data[16], transmit_data[17],
 8000578:	4b21      	ldr	r3, [pc, #132]	; (8000600 <main+0x4b4>)
 800057a:	7c1b      	ldrb	r3, [r3, #16]
			sprintf(message,
 800057c:	461c      	mov	r4, r3
					transmit_data[15], transmit_data[16], transmit_data[17],
 800057e:	4b20      	ldr	r3, [pc, #128]	; (8000600 <main+0x4b4>)
 8000580:	7c5b      	ldrb	r3, [r3, #17]
			sprintf(message,
 8000582:	4619      	mov	r1, r3
					transmit_data[18], transmit_data[19]);
 8000584:	4b1e      	ldr	r3, [pc, #120]	; (8000600 <main+0x4b4>)
 8000586:	7c9b      	ldrb	r3, [r3, #18]
			sprintf(message,
 8000588:	461a      	mov	r2, r3
					transmit_data[18], transmit_data[19]);
 800058a:	4b1d      	ldr	r3, [pc, #116]	; (8000600 <main+0x4b4>)
 800058c:	7cdb      	ldrb	r3, [r3, #19]
			sprintf(message,
 800058e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000592:	9311      	str	r3, [sp, #68]	; 0x44
 8000594:	9210      	str	r2, [sp, #64]	; 0x40
 8000596:	910f      	str	r1, [sp, #60]	; 0x3c
 8000598:	940e      	str	r4, [sp, #56]	; 0x38
 800059a:	950d      	str	r5, [sp, #52]	; 0x34
 800059c:	960c      	str	r6, [sp, #48]	; 0x30
 800059e:	683a      	ldr	r2, [r7, #0]
 80005a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	920a      	str	r2, [sp, #40]	; 0x28
 80005a6:	68ba      	ldr	r2, [r7, #8]
 80005a8:	9209      	str	r2, [sp, #36]	; 0x24
 80005aa:	68fa      	ldr	r2, [r7, #12]
 80005ac:	9208      	str	r2, [sp, #32]
 80005ae:	693a      	ldr	r2, [r7, #16]
 80005b0:	9207      	str	r2, [sp, #28]
 80005b2:	697a      	ldr	r2, [r7, #20]
 80005b4:	9206      	str	r2, [sp, #24]
 80005b6:	69ba      	ldr	r2, [r7, #24]
 80005b8:	9205      	str	r2, [sp, #20]
 80005ba:	69fa      	ldr	r2, [r7, #28]
 80005bc:	9204      	str	r2, [sp, #16]
 80005be:	6a3a      	ldr	r2, [r7, #32]
 80005c0:	9203      	str	r2, [sp, #12]
 80005c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005c4:	9202      	str	r2, [sp, #8]
 80005c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80005c8:	9201      	str	r2, [sp, #4]
 80005ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	4673      	mov	r3, lr
 80005d0:	4662      	mov	r2, ip
 80005d2:	4911      	ldr	r1, [pc, #68]	; (8000618 <main+0x4cc>)
 80005d4:	f004 ffa0 	bl	8005518 <siprintf>
			HAL_UART_Transmit(&huart1, message, sizeof(message), 200);
 80005d8:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80005dc:	23c8      	movs	r3, #200	; 0xc8
 80005de:	2264      	movs	r2, #100	; 0x64
 80005e0:	480e      	ldr	r0, [pc, #56]	; (800061c <main+0x4d0>)
 80005e2:	f004 fe19 	bl	8005218 <HAL_UART_Transmit>
			tx_time = HAL_GetTick();
 80005e6:	f000 fd4b 	bl	8001080 <HAL_GetTick>
 80005ea:	4603      	mov	r3, r0
 80005ec:	4a09      	ldr	r2, [pc, #36]	; (8000614 <main+0x4c8>)
 80005ee:	6013      	str	r3, [r2, #0]
		encoder_1_cur_counter = __HAL_TIM_GET_COUNTER(&htim3);
 80005f0:	e5ea      	b.n	80001c8 <main+0x7c>
 80005f2:	bf00      	nop
 80005f4:	20000231 	.word	0x20000231
 80005f8:	2000022c 	.word	0x2000022c
 80005fc:	20000230 	.word	0x20000230
 8000600:	20000248 	.word	0x20000248
 8000604:	20000238 	.word	0x20000238
 8000608:	80080081 	.word	0x80080081
 800060c:	20000006 	.word	0x20000006
 8000610:	200000f4 	.word	0x200000f4
 8000614:	2000025c 	.word	0x2000025c
 8000618:	08005e94 	.word	0x08005e94
 800061c:	200001d8 	.word	0x200001d8

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b094      	sub	sp, #80	; 0x50
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800062a:	2228      	movs	r2, #40	; 0x28
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f004 ff92 	bl	8005558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 0314 	add.w	r3, r7, #20
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]
 800064e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000650:	2301      	movs	r3, #1
 8000652:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000654:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000658:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065e:	2301      	movs	r3, #1
 8000660:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000662:	2302      	movs	r3, #2
 8000664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000666:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800066a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800066c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000670:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000676:	4618      	mov	r0, r3
 8000678:	f003 fdee 	bl	8004258 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000682:	f000 fa46 	bl	8000b12 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2302      	movs	r3, #2
 800068c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	2102      	movs	r1, #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f004 f85a 	bl	800475c <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80006ae:	f000 fa30 	bl	8000b12 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006b2:	2302      	movs	r3, #2
 80006b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80006b6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80006ba:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	4618      	mov	r0, r3
 80006c0:	f004 f9da 	bl	8004a78 <HAL_RCCEx_PeriphCLKConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006ca:	f000 fa22 	bl	8000b12 <Error_Handler>
  }
}
 80006ce:	bf00      	nop
 80006d0:	3750      	adds	r7, #80	; 0x50
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006e8:	4b43      	ldr	r3, [pc, #268]	; (80007f8 <MX_ADC1_Init+0x120>)
 80006ea:	4a44      	ldr	r2, [pc, #272]	; (80007fc <MX_ADC1_Init+0x124>)
 80006ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006ee:	4b42      	ldr	r3, [pc, #264]	; (80007f8 <MX_ADC1_Init+0x120>)
 80006f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006f6:	4b40      	ldr	r3, [pc, #256]	; (80007f8 <MX_ADC1_Init+0x120>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006fc:	4b3e      	ldr	r3, [pc, #248]	; (80007f8 <MX_ADC1_Init+0x120>)
 80006fe:	2200      	movs	r2, #0
 8000700:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000702:	4b3d      	ldr	r3, [pc, #244]	; (80007f8 <MX_ADC1_Init+0x120>)
 8000704:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000708:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800070a:	4b3b      	ldr	r3, [pc, #236]	; (80007f8 <MX_ADC1_Init+0x120>)
 800070c:	2200      	movs	r2, #0
 800070e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 8000710:	4b39      	ldr	r3, [pc, #228]	; (80007f8 <MX_ADC1_Init+0x120>)
 8000712:	2207      	movs	r2, #7
 8000714:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000716:	4838      	ldr	r0, [pc, #224]	; (80007f8 <MX_ADC1_Init+0x120>)
 8000718:	f000 fcbc 	bl	8001094 <HAL_ADC_Init>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000722:	f000 f9f6 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000726:	2311      	movs	r3, #17
 8000728:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800072a:	2301      	movs	r3, #1
 800072c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800072e:	2307      	movs	r3, #7
 8000730:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	4619      	mov	r1, r3
 8000736:	4830      	ldr	r0, [pc, #192]	; (80007f8 <MX_ADC1_Init+0x120>)
 8000738:	f000 fe7e 	bl	8001438 <HAL_ADC_ConfigChannel>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000742:	f000 f9e6 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800074a:	2302      	movs	r3, #2
 800074c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	4619      	mov	r1, r3
 8000752:	4829      	ldr	r0, [pc, #164]	; (80007f8 <MX_ADC1_Init+0x120>)
 8000754:	f000 fe70 	bl	8001438 <HAL_ADC_ConfigChannel>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800075e:	f000 f9d8 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000762:	2301      	movs	r3, #1
 8000764:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000766:	2303      	movs	r3, #3
 8000768:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	4619      	mov	r1, r3
 800076e:	4822      	ldr	r0, [pc, #136]	; (80007f8 <MX_ADC1_Init+0x120>)
 8000770:	f000 fe62 	bl	8001438 <HAL_ADC_ConfigChannel>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800077a:	f000 f9ca 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800077e:	2302      	movs	r3, #2
 8000780:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000782:	2304      	movs	r3, #4
 8000784:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	4619      	mov	r1, r3
 800078a:	481b      	ldr	r0, [pc, #108]	; (80007f8 <MX_ADC1_Init+0x120>)
 800078c:	f000 fe54 	bl	8001438 <HAL_ADC_ConfigChannel>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000796:	f000 f9bc 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800079a:	2303      	movs	r3, #3
 800079c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800079e:	2305      	movs	r3, #5
 80007a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	4619      	mov	r1, r3
 80007a6:	4814      	ldr	r0, [pc, #80]	; (80007f8 <MX_ADC1_Init+0x120>)
 80007a8:	f000 fe46 	bl	8001438 <HAL_ADC_ConfigChannel>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80007b2:	f000 f9ae 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007b6:	2304      	movs	r3, #4
 80007b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80007ba:	2306      	movs	r3, #6
 80007bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	4619      	mov	r1, r3
 80007c2:	480d      	ldr	r0, [pc, #52]	; (80007f8 <MX_ADC1_Init+0x120>)
 80007c4:	f000 fe38 	bl	8001438 <HAL_ADC_ConfigChannel>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80007ce:	f000 f9a0 	bl	8000b12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007d2:	2305      	movs	r3, #5
 80007d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80007d6:	2307      	movs	r3, #7
 80007d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	; (80007f8 <MX_ADC1_Init+0x120>)
 80007e0:	f000 fe2a 	bl	8001438 <HAL_ADC_ConfigChannel>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80007ea:	f000 f992 	bl	8000b12 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	3710      	adds	r7, #16
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000080 	.word	0x20000080
 80007fc:	40012400 	.word	0x40012400

08000800 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000804:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_I2C1_Init+0x50>)
 8000806:	4a13      	ldr	r2, [pc, #76]	; (8000854 <MX_I2C1_Init+0x54>)
 8000808:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <MX_I2C1_Init+0x50>)
 800080c:	4a12      	ldr	r2, [pc, #72]	; (8000858 <MX_I2C1_Init+0x58>)
 800080e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000810:	4b0f      	ldr	r3, [pc, #60]	; (8000850 <MX_I2C1_Init+0x50>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_I2C1_Init+0x50>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_I2C1_Init+0x50>)
 800081e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000822:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000824:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <MX_I2C1_Init+0x50>)
 8000826:	2200      	movs	r2, #0
 8000828:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_I2C1_Init+0x50>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <MX_I2C1_Init+0x50>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_I2C1_Init+0x50>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <MX_I2C1_Init+0x50>)
 800083e:	f001 fdbf 	bl	80023c0 <HAL_I2C_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000848:	f000 f963 	bl	8000b12 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000f4 	.word	0x200000f4
 8000854:	40005400 	.word	0x40005400
 8000858:	000186a0 	.word	0x000186a0

0800085c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08c      	sub	sp, #48	; 0x30
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000862:	f107 030c 	add.w	r3, r7, #12
 8000866:	2224      	movs	r2, #36	; 0x24
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f004 fe74 	bl	8005558 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000878:	4b20      	ldr	r3, [pc, #128]	; (80008fc <MX_TIM3_Init+0xa0>)
 800087a:	4a21      	ldr	r2, [pc, #132]	; (8000900 <MX_TIM3_Init+0xa4>)
 800087c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800087e:	4b1f      	ldr	r3, [pc, #124]	; (80008fc <MX_TIM3_Init+0xa0>)
 8000880:	2200      	movs	r2, #0
 8000882:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000884:	4b1d      	ldr	r3, [pc, #116]	; (80008fc <MX_TIM3_Init+0xa0>)
 8000886:	2220      	movs	r2, #32
 8000888:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800088a:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <MX_TIM3_Init+0xa0>)
 800088c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000890:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000892:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <MX_TIM3_Init+0xa0>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_TIM3_Init+0xa0>)
 800089a:	2280      	movs	r2, #128	; 0x80
 800089c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800089e:	2303      	movs	r3, #3
 80008a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008a2:	2300      	movs	r3, #0
 80008a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008a6:	2301      	movs	r3, #1
 80008a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80008ae:	230a      	movs	r3, #10
 80008b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80008b2:	2300      	movs	r3, #0
 80008b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80008b6:	2301      	movs	r3, #1
 80008b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80008ba:	2300      	movs	r3, #0
 80008bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80008be:	230a      	movs	r3, #10
 80008c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80008c2:	f107 030c 	add.w	r3, r7, #12
 80008c6:	4619      	mov	r1, r3
 80008c8:	480c      	ldr	r0, [pc, #48]	; (80008fc <MX_TIM3_Init+0xa0>)
 80008ca:	f004 fa41 	bl	8004d50 <HAL_TIM_Encoder_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80008d4:	f000 f91d 	bl	8000b12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008dc:	2300      	movs	r3, #0
 80008de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	4619      	mov	r1, r3
 80008e4:	4805      	ldr	r0, [pc, #20]	; (80008fc <MX_TIM3_Init+0xa0>)
 80008e6:	f004 fbe9 	bl	80050bc <HAL_TIMEx_MasterConfigSynchronization>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80008f0:	f000 f90f 	bl	8000b12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008f4:	bf00      	nop
 80008f6:	3730      	adds	r7, #48	; 0x30
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000148 	.word	0x20000148
 8000900:	40000400 	.word	0x40000400

08000904 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08c      	sub	sp, #48	; 0x30
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800090a:	f107 030c 	add.w	r3, r7, #12
 800090e:	2224      	movs	r2, #36	; 0x24
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f004 fe20 	bl	8005558 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000920:	4b20      	ldr	r3, [pc, #128]	; (80009a4 <MX_TIM4_Init+0xa0>)
 8000922:	4a21      	ldr	r2, [pc, #132]	; (80009a8 <MX_TIM4_Init+0xa4>)
 8000924:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000926:	4b1f      	ldr	r3, [pc, #124]	; (80009a4 <MX_TIM4_Init+0xa0>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800092c:	4b1d      	ldr	r3, [pc, #116]	; (80009a4 <MX_TIM4_Init+0xa0>)
 800092e:	2220      	movs	r2, #32
 8000930:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000932:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <MX_TIM4_Init+0xa0>)
 8000934:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000938:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800093a:	4b1a      	ldr	r3, [pc, #104]	; (80009a4 <MX_TIM4_Init+0xa0>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000940:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <MX_TIM4_Init+0xa0>)
 8000942:	2280      	movs	r2, #128	; 0x80
 8000944:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000946:	2301      	movs	r3, #1
 8000948:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800094e:	2301      	movs	r3, #1
 8000950:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000952:	2300      	movs	r3, #0
 8000954:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000956:	230a      	movs	r3, #10
 8000958:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800095a:	2300      	movs	r3, #0
 800095c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800095e:	2301      	movs	r3, #1
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	4619      	mov	r1, r3
 8000970:	480c      	ldr	r0, [pc, #48]	; (80009a4 <MX_TIM4_Init+0xa0>)
 8000972:	f004 f9ed 	bl	8004d50 <HAL_TIM_Encoder_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800097c:	f000 f8c9 	bl	8000b12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000980:	2300      	movs	r3, #0
 8000982:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000984:	2300      	movs	r3, #0
 8000986:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	4619      	mov	r1, r3
 800098c:	4805      	ldr	r0, [pc, #20]	; (80009a4 <MX_TIM4_Init+0xa0>)
 800098e:	f004 fb95 	bl	80050bc <HAL_TIMEx_MasterConfigSynchronization>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000998:	f000 f8bb 	bl	8000b12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800099c:	bf00      	nop
 800099e:	3730      	adds	r7, #48	; 0x30
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000190 	.word	0x20000190
 80009a8:	40000800 	.word	0x40000800

080009ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009b2:	4a12      	ldr	r2, [pc, #72]	; (80009fc <MX_USART1_UART_Init+0x50>)
 80009b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009d0:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009d2:	220c      	movs	r2, #12
 80009d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009e4:	f004 fbc8 	bl	8005178 <HAL_UART_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009ee:	f000 f890 	bl	8000b12 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200001d8 	.word	0x200001d8
 80009fc:	40013800 	.word	0x40013800

08000a00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a06:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <MX_DMA_Init+0x38>)
 8000a08:	695b      	ldr	r3, [r3, #20]
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <MX_DMA_Init+0x38>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6153      	str	r3, [r2, #20]
 8000a12:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <MX_DMA_Init+0x38>)
 8000a14:	695b      	ldr	r3, [r3, #20]
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2100      	movs	r1, #0
 8000a22:	200b      	movs	r0, #11
 8000a24:	f001 f887 	bl	8001b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a28:	200b      	movs	r0, #11
 8000a2a:	f001 f8a0 	bl	8001b6e <HAL_NVIC_EnableIRQ>

}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40021000 	.word	0x40021000

08000a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b088      	sub	sp, #32
 8000a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a50:	4b20      	ldr	r3, [pc, #128]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a52:	699b      	ldr	r3, [r3, #24]
 8000a54:	4a1f      	ldr	r2, [pc, #124]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a56:	f043 0310 	orr.w	r3, r3, #16
 8000a5a:	6193      	str	r3, [r2, #24]
 8000a5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	f003 0310 	and.w	r3, r3, #16
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a68:	4b1a      	ldr	r3, [pc, #104]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	4a19      	ldr	r2, [pc, #100]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a6e:	f043 0320 	orr.w	r3, r3, #32
 8000a72:	6193      	str	r3, [r2, #24]
 8000a74:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	f003 0320 	and.w	r3, r3, #32
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a80:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	4a13      	ldr	r2, [pc, #76]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	6193      	str	r3, [r2, #24]
 8000a8c:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	f003 0304 	and.w	r3, r3, #4
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a98:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000a9e:	f043 0308 	orr.w	r3, r3, #8
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <MX_GPIO_Init+0x98>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f003 0308 	and.w	r3, r3, #8
 8000aac:	603b      	str	r3, [r7, #0]
 8000aae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : ENCODER_1_KEY_Pin ENCODER_2_KEY_Pin */
  GPIO_InitStruct.Pin = ENCODER_1_KEY_Pin|ENCODER_2_KEY_Pin;
 8000ab0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ab4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aba:	2301      	movs	r3, #1
 8000abc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000abe:	f107 0310 	add.w	r3, r7, #16
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4804      	ldr	r0, [pc, #16]	; (8000ad8 <MX_GPIO_Init+0x9c>)
 8000ac6:	f001 fadf 	bl	8002088 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000aca:	bf00      	nop
 8000acc:	3720      	adds	r7, #32
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	40010c00 	.word	0x40010c00

08000adc <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  HAL_I2C_Master_Receive_IT(&hi2c1, (I2C_ADDRESS << 1), &regData, 1);
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	4a04      	ldr	r2, [pc, #16]	; (8000af8 <HAL_I2C_MasterTxCpltCallback+0x1c>)
 8000ae8:	214c      	movs	r1, #76	; 0x4c
 8000aea:	4804      	ldr	r0, [pc, #16]	; (8000afc <HAL_I2C_MasterTxCpltCallback+0x20>)
 8000aec:	f001 fe60 	bl	80027b0 <HAL_I2C_Master_Receive_IT>
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000260 	.word	0x20000260
 8000afc:	200000f4 	.word	0x200000f4

08000b00 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  // I2C data ready!
}
 8000b08:	bf00      	nop
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bc80      	pop	{r7}
 8000b10:	4770      	bx	lr

08000b12 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b16:	b672      	cpsid	i
}
 8000b18:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b1a:	e7fe      	b.n	8000b1a <Error_Handler+0x8>

08000b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <HAL_MspInit+0x5c>)
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	4a14      	ldr	r2, [pc, #80]	; (8000b78 <HAL_MspInit+0x5c>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	6193      	str	r3, [r2, #24]
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_MspInit+0x5c>)
 8000b30:	699b      	ldr	r3, [r3, #24]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3a:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <HAL_MspInit+0x5c>)
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	4a0e      	ldr	r2, [pc, #56]	; (8000b78 <HAL_MspInit+0x5c>)
 8000b40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b44:	61d3      	str	r3, [r2, #28]
 8000b46:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <HAL_MspInit+0x5c>)
 8000b48:	69db      	ldr	r3, [r3, #28]
 8000b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b52:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <HAL_MspInit+0x60>)
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	4a04      	ldr	r2, [pc, #16]	; (8000b7c <HAL_MspInit+0x60>)
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	3714      	adds	r7, #20
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	40010000 	.word	0x40010000

08000b80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b088      	sub	sp, #32
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a28      	ldr	r2, [pc, #160]	; (8000c3c <HAL_ADC_MspInit+0xbc>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d149      	bne.n	8000c34 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ba0:	4b27      	ldr	r3, [pc, #156]	; (8000c40 <HAL_ADC_MspInit+0xc0>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	4a26      	ldr	r2, [pc, #152]	; (8000c40 <HAL_ADC_MspInit+0xc0>)
 8000ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000baa:	6193      	str	r3, [r2, #24]
 8000bac:	4b24      	ldr	r3, [pc, #144]	; (8000c40 <HAL_ADC_MspInit+0xc0>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	4b21      	ldr	r3, [pc, #132]	; (8000c40 <HAL_ADC_MspInit+0xc0>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	4a20      	ldr	r2, [pc, #128]	; (8000c40 <HAL_ADC_MspInit+0xc0>)
 8000bbe:	f043 0304 	orr.w	r3, r3, #4
 8000bc2:	6193      	str	r3, [r2, #24]
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	; (8000c40 <HAL_ADC_MspInit+0xc0>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	f003 0304 	and.w	r3, r3, #4
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000bd0:	233f      	movs	r3, #63	; 0x3f
 8000bd2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4819      	ldr	r0, [pc, #100]	; (8000c44 <HAL_ADC_MspInit+0xc4>)
 8000be0:	f001 fa52 	bl	8002088 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000be4:	4b18      	ldr	r3, [pc, #96]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000be6:	4a19      	ldr	r2, [pc, #100]	; (8000c4c <HAL_ADC_MspInit+0xcc>)
 8000be8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bea:	4b17      	ldr	r3, [pc, #92]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000bf6:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000bf8:	2280      	movs	r2, #128	; 0x80
 8000bfa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000bfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c02:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c04:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000c06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c0a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000c0e:	2220      	movs	r2, #32
 8000c10:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c12:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c18:	480b      	ldr	r0, [pc, #44]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000c1a:	f000 ffc3 	bl	8001ba4 <HAL_DMA_Init>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c24:	f7ff ff75 	bl	8000b12 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a07      	ldr	r2, [pc, #28]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000c2c:	621a      	str	r2, [r3, #32]
 8000c2e:	4a06      	ldr	r2, [pc, #24]	; (8000c48 <HAL_ADC_MspInit+0xc8>)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c34:	bf00      	nop
 8000c36:	3720      	adds	r7, #32
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40012400 	.word	0x40012400
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40010800 	.word	0x40010800
 8000c48:	200000b0 	.word	0x200000b0
 8000c4c:	40020008 	.word	0x40020008

08000c50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	; 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a25      	ldr	r2, [pc, #148]	; (8000d00 <HAL_I2C_MspInit+0xb0>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d142      	bne.n	8000cf6 <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c70:	4b24      	ldr	r3, [pc, #144]	; (8000d04 <HAL_I2C_MspInit+0xb4>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a23      	ldr	r2, [pc, #140]	; (8000d04 <HAL_I2C_MspInit+0xb4>)
 8000c76:	f043 0308 	orr.w	r3, r3, #8
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b21      	ldr	r3, [pc, #132]	; (8000d04 <HAL_I2C_MspInit+0xb4>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0308 	and.w	r3, r3, #8
 8000c84:	613b      	str	r3, [r7, #16]
 8000c86:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c88:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c8e:	2312      	movs	r3, #18
 8000c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c92:	2303      	movs	r3, #3
 8000c94:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c96:	f107 0314 	add.w	r3, r7, #20
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	481a      	ldr	r0, [pc, #104]	; (8000d08 <HAL_I2C_MspInit+0xb8>)
 8000c9e:	f001 f9f3 	bl	8002088 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <HAL_I2C_MspInit+0xbc>)
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8000ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000caa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
 8000cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb2:	f043 0302 	orr.w	r3, r3, #2
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8000cb8:	4a14      	ldr	r2, [pc, #80]	; (8000d0c <HAL_I2C_MspInit+0xbc>)
 8000cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cbe:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <HAL_I2C_MspInit+0xb4>)
 8000cc0:	69db      	ldr	r3, [r3, #28]
 8000cc2:	4a10      	ldr	r2, [pc, #64]	; (8000d04 <HAL_I2C_MspInit+0xb4>)
 8000cc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cc8:	61d3      	str	r3, [r2, #28]
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <HAL_I2C_MspInit+0xb4>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2100      	movs	r1, #0
 8000cda:	201f      	movs	r0, #31
 8000cdc:	f000 ff2b 	bl	8001b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000ce0:	201f      	movs	r0, #31
 8000ce2:	f000 ff44 	bl	8001b6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2020      	movs	r0, #32
 8000cec:	f000 ff23 	bl	8001b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000cf0:	2020      	movs	r0, #32
 8000cf2:	f000 ff3c 	bl	8001b6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000cf6:	bf00      	nop
 8000cf8:	3728      	adds	r7, #40	; 0x28
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40005400 	.word	0x40005400
 8000d04:	40021000 	.word	0x40021000
 8000d08:	40010c00 	.word	0x40010c00
 8000d0c:	40010000 	.word	0x40010000

08000d10 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	; 0x28
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 0318 	add.w	r3, r7, #24
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a2a      	ldr	r2, [pc, #168]	; (8000dd4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d124      	bne.n	8000d7a <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d30:	4b29      	ldr	r3, [pc, #164]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d32:	69db      	ldr	r3, [r3, #28]
 8000d34:	4a28      	ldr	r2, [pc, #160]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d36:	f043 0302 	orr.w	r3, r3, #2
 8000d3a:	61d3      	str	r3, [r2, #28]
 8000d3c:	4b26      	ldr	r3, [pc, #152]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d3e:	69db      	ldr	r3, [r3, #28]
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	617b      	str	r3, [r7, #20]
 8000d46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d48:	4b23      	ldr	r3, [pc, #140]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a22      	ldr	r2, [pc, #136]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b20      	ldr	r3, [pc, #128]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d60:	23c0      	movs	r3, #192	; 0xc0
 8000d62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d64:	2300      	movs	r3, #0
 8000d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6c:	f107 0318 	add.w	r3, r7, #24
 8000d70:	4619      	mov	r1, r3
 8000d72:	481a      	ldr	r0, [pc, #104]	; (8000ddc <HAL_TIM_Encoder_MspInit+0xcc>)
 8000d74:	f001 f988 	bl	8002088 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000d78:	e028      	b.n	8000dcc <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a18      	ldr	r2, [pc, #96]	; (8000de0 <HAL_TIM_Encoder_MspInit+0xd0>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d123      	bne.n	8000dcc <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d84:	4b14      	ldr	r3, [pc, #80]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d86:	69db      	ldr	r3, [r3, #28]
 8000d88:	4a13      	ldr	r2, [pc, #76]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d8a:	f043 0304 	orr.w	r3, r3, #4
 8000d8e:	61d3      	str	r3, [r2, #28]
 8000d90:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d92:	69db      	ldr	r3, [r3, #28]
 8000d94:	f003 0304 	and.w	r3, r3, #4
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	4a0d      	ldr	r2, [pc, #52]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000da2:	f043 0308 	orr.w	r3, r3, #8
 8000da6:	6193      	str	r3, [r2, #24]
 8000da8:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	f003 0308 	and.w	r3, r3, #8
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000db4:	23c0      	movs	r3, #192	; 0xc0
 8000db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db8:	2300      	movs	r3, #0
 8000dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc0:	f107 0318 	add.w	r3, r7, #24
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4807      	ldr	r0, [pc, #28]	; (8000de4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8000dc8:	f001 f95e 	bl	8002088 <HAL_GPIO_Init>
}
 8000dcc:	bf00      	nop
 8000dce:	3728      	adds	r7, #40	; 0x28
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40000400 	.word	0x40000400
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40010800 	.word	0x40010800
 8000de0:	40000800 	.word	0x40000800
 8000de4:	40010c00 	.word	0x40010c00

08000de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b088      	sub	sp, #32
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a1c      	ldr	r2, [pc, #112]	; (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d131      	bne.n	8000e6c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e08:	4b1b      	ldr	r3, [pc, #108]	; (8000e78 <HAL_UART_MspInit+0x90>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a1a      	ldr	r2, [pc, #104]	; (8000e78 <HAL_UART_MspInit+0x90>)
 8000e0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <HAL_UART_MspInit+0x90>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <HAL_UART_MspInit+0x90>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a14      	ldr	r2, [pc, #80]	; (8000e78 <HAL_UART_MspInit+0x90>)
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <HAL_UART_MspInit+0x90>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0304 	and.w	r3, r3, #4
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e42:	2303      	movs	r3, #3
 8000e44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e46:	f107 0310 	add.w	r3, r7, #16
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	480b      	ldr	r0, [pc, #44]	; (8000e7c <HAL_UART_MspInit+0x94>)
 8000e4e:	f001 f91b 	bl	8002088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e60:	f107 0310 	add.w	r3, r7, #16
 8000e64:	4619      	mov	r1, r3
 8000e66:	4805      	ldr	r0, [pc, #20]	; (8000e7c <HAL_UART_MspInit+0x94>)
 8000e68:	f001 f90e 	bl	8002088 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e6c:	bf00      	nop
 8000e6e:	3720      	adds	r7, #32
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40013800 	.word	0x40013800
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	40010800 	.word	0x40010800

08000e80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e84:	e7fe      	b.n	8000e84 <NMI_Handler+0x4>

08000e86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e8a:	e7fe      	b.n	8000e8a <HardFault_Handler+0x4>

08000e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <MemManage_Handler+0x4>

08000e92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e96:	e7fe      	b.n	8000e96 <BusFault_Handler+0x4>

08000e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <UsageFault_Handler+0x4>

08000e9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr

08000eaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr

08000eb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr

08000ec2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ec6:	f000 f8c9 	bl	800105c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ed4:	4802      	ldr	r0, [pc, #8]	; (8000ee0 <DMA1_Channel1_IRQHandler+0x10>)
 8000ed6:	f000 ff97 	bl	8001e08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200000b0 	.word	0x200000b0

08000ee4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000ee8:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <I2C1_EV_IRQHandler+0x10>)
 8000eea:	f001 fd09 	bl	8002900 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200000f4 	.word	0x200000f4

08000ef8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <I2C1_ER_IRQHandler+0x10>)
 8000efe:	f001 fe52 	bl	8002ba6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	200000f4 	.word	0x200000f4

08000f0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f14:	4a14      	ldr	r2, [pc, #80]	; (8000f68 <_sbrk+0x5c>)
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <_sbrk+0x60>)
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f20:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f28:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <_sbrk+0x64>)
 8000f2a:	4a12      	ldr	r2, [pc, #72]	; (8000f74 <_sbrk+0x68>)
 8000f2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f2e:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d207      	bcs.n	8000f4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f3c:	f004 fb14 	bl	8005568 <__errno>
 8000f40:	4603      	mov	r3, r0
 8000f42:	220c      	movs	r2, #12
 8000f44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f46:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4a:	e009      	b.n	8000f60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f4c:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <_sbrk+0x64>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f52:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <_sbrk+0x64>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	4a05      	ldr	r2, [pc, #20]	; (8000f70 <_sbrk+0x64>)
 8000f5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20005000 	.word	0x20005000
 8000f6c:	00000400 	.word	0x00000400
 8000f70:	20000264 	.word	0x20000264
 8000f74:	200003b8 	.word	0x200003b8

08000f78 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f84:	f7ff fff8 	bl	8000f78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f88:	480b      	ldr	r0, [pc, #44]	; (8000fb8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f8a:	490c      	ldr	r1, [pc, #48]	; (8000fbc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f8c:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f90:	e002      	b.n	8000f98 <LoopCopyDataInit>

08000f92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f96:	3304      	adds	r3, #4

08000f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f9c:	d3f9      	bcc.n	8000f92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f9e:	4a09      	ldr	r2, [pc, #36]	; (8000fc4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fa0:	4c09      	ldr	r4, [pc, #36]	; (8000fc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa4:	e001      	b.n	8000faa <LoopFillZerobss>

08000fa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa8:	3204      	adds	r2, #4

08000faa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000faa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fac:	d3fb      	bcc.n	8000fa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fae:	f004 fae1 	bl	8005574 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fb2:	f7ff f8cb 	bl	800014c <main>
  bx lr
 8000fb6:	4770      	bx	lr
  ldr r0, =_sdata
 8000fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fbc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000fc0:	08005f50 	.word	0x08005f50
  ldr r2, =_sbss
 8000fc4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000fc8:	200003b4 	.word	0x200003b4

08000fcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fcc:	e7fe      	b.n	8000fcc <ADC1_2_IRQHandler>
	...

08000fd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd4:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <HAL_Init+0x28>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a07      	ldr	r2, [pc, #28]	; (8000ff8 <HAL_Init+0x28>)
 8000fda:	f043 0310 	orr.w	r3, r3, #16
 8000fde:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fe0:	2003      	movs	r0, #3
 8000fe2:	f000 fd9d 	bl	8001b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe6:	200f      	movs	r0, #15
 8000fe8:	f000 f808 	bl	8000ffc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fec:	f7ff fd96 	bl	8000b1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40022000 	.word	0x40022000

08000ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001004:	4b12      	ldr	r3, [pc, #72]	; (8001050 <HAL_InitTick+0x54>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <HAL_InitTick+0x58>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	4619      	mov	r1, r3
 800100e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001012:	fbb3 f3f1 	udiv	r3, r3, r1
 8001016:	fbb2 f3f3 	udiv	r3, r2, r3
 800101a:	4618      	mov	r0, r3
 800101c:	f000 fdb5 	bl	8001b8a <HAL_SYSTICK_Config>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e00e      	b.n	8001048 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b0f      	cmp	r3, #15
 800102e:	d80a      	bhi.n	8001046 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001030:	2200      	movs	r2, #0
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	f04f 30ff 	mov.w	r0, #4294967295
 8001038:	f000 fd7d 	bl	8001b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800103c:	4a06      	ldr	r2, [pc, #24]	; (8001058 <HAL_InitTick+0x5c>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001042:	2300      	movs	r3, #0
 8001044:	e000      	b.n	8001048 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
}
 8001048:	4618      	mov	r0, r3
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000008 	.word	0x20000008
 8001054:	20000010 	.word	0x20000010
 8001058:	2000000c 	.word	0x2000000c

0800105c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <HAL_IncTick+0x1c>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	461a      	mov	r2, r3
 8001066:	4b05      	ldr	r3, [pc, #20]	; (800107c <HAL_IncTick+0x20>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4413      	add	r3, r2
 800106c:	4a03      	ldr	r2, [pc, #12]	; (800107c <HAL_IncTick+0x20>)
 800106e:	6013      	str	r3, [r2, #0]
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	20000010 	.word	0x20000010
 800107c:	20000268 	.word	0x20000268

08001080 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return uwTick;
 8001084:	4b02      	ldr	r3, [pc, #8]	; (8001090 <HAL_GetTick+0x10>)
 8001086:	681b      	ldr	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr
 8001090:	20000268 	.word	0x20000268

08001094 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800109c:	2300      	movs	r3, #0
 800109e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e0be      	b.n	8001234 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d109      	bne.n	80010d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fd54 	bl	8000b80 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f000 faff 	bl	80016dc <ADC_ConversionStop_Disable>
 80010de:	4603      	mov	r3, r0
 80010e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f040 8099 	bne.w	8001222 <HAL_ADC_Init+0x18e>
 80010f0:	7dfb      	ldrb	r3, [r7, #23]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f040 8095 	bne.w	8001222 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001100:	f023 0302 	bic.w	r3, r3, #2
 8001104:	f043 0202 	orr.w	r2, r3, #2
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001114:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7b1b      	ldrb	r3, [r3, #12]
 800111a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800111c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	4313      	orrs	r3, r2
 8001122:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800112c:	d003      	beq.n	8001136 <HAL_ADC_Init+0xa2>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d102      	bne.n	800113c <HAL_ADC_Init+0xa8>
 8001136:	f44f 7380 	mov.w	r3, #256	; 0x100
 800113a:	e000      	b.n	800113e <HAL_ADC_Init+0xaa>
 800113c:	2300      	movs	r3, #0
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7d1b      	ldrb	r3, [r3, #20]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d119      	bne.n	8001180 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	7b1b      	ldrb	r3, [r3, #12]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d109      	bne.n	8001168 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	3b01      	subs	r3, #1
 800115a:	035a      	lsls	r2, r3, #13
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4313      	orrs	r3, r2
 8001160:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	e00b      	b.n	8001180 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800116c:	f043 0220 	orr.w	r2, r3, #32
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001178:	f043 0201 	orr.w	r2, r3, #1
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	430a      	orrs	r2, r1
 8001192:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	4b28      	ldr	r3, [pc, #160]	; (800123c <HAL_ADC_Init+0x1a8>)
 800119c:	4013      	ands	r3, r2
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	68b9      	ldr	r1, [r7, #8]
 80011a4:	430b      	orrs	r3, r1
 80011a6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80011b0:	d003      	beq.n	80011ba <HAL_ADC_Init+0x126>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d104      	bne.n	80011c4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	691b      	ldr	r3, [r3, #16]
 80011be:	3b01      	subs	r3, #1
 80011c0:	051b      	lsls	r3, r3, #20
 80011c2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	430a      	orrs	r2, r1
 80011d6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	689a      	ldr	r2, [r3, #8]
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <HAL_ADC_Init+0x1ac>)
 80011e0:	4013      	ands	r3, r2
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d10b      	bne.n	8001200 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f2:	f023 0303 	bic.w	r3, r3, #3
 80011f6:	f043 0201 	orr.w	r2, r3, #1
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80011fe:	e018      	b.n	8001232 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001204:	f023 0312 	bic.w	r3, r3, #18
 8001208:	f043 0210 	orr.w	r2, r3, #16
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001214:	f043 0201 	orr.w	r2, r3, #1
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001220:	e007      	b.n	8001232 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001226:	f043 0210 	orr.w	r2, r3, #16
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001232:	7dfb      	ldrb	r3, [r7, #23]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	ffe1f7fd 	.word	0xffe1f7fd
 8001240:	ff1f0efe 	.word	0xff1f0efe

08001244 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001250:	2300      	movs	r3, #0
 8001252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a64      	ldr	r2, [pc, #400]	; (80013ec <HAL_ADC_Start_DMA+0x1a8>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d004      	beq.n	8001268 <HAL_ADC_Start_DMA+0x24>
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a63      	ldr	r2, [pc, #396]	; (80013f0 <HAL_ADC_Start_DMA+0x1ac>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d106      	bne.n	8001276 <HAL_ADC_Start_DMA+0x32>
 8001268:	4b60      	ldr	r3, [pc, #384]	; (80013ec <HAL_ADC_Start_DMA+0x1a8>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001270:	2b00      	cmp	r3, #0
 8001272:	f040 80b3 	bne.w	80013dc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800127c:	2b01      	cmp	r3, #1
 800127e:	d101      	bne.n	8001284 <HAL_ADC_Start_DMA+0x40>
 8001280:	2302      	movs	r3, #2
 8001282:	e0ae      	b.n	80013e2 <HAL_ADC_Start_DMA+0x19e>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	2201      	movs	r2, #1
 8001288:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f000 f9cb 	bl	8001628 <ADC_Enable>
 8001292:	4603      	mov	r3, r0
 8001294:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001296:	7dfb      	ldrb	r3, [r7, #23]
 8001298:	2b00      	cmp	r3, #0
 800129a:	f040 809a 	bne.w	80013d2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80012a6:	f023 0301 	bic.w	r3, r3, #1
 80012aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a4e      	ldr	r2, [pc, #312]	; (80013f0 <HAL_ADC_Start_DMA+0x1ac>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d105      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x84>
 80012bc:	4b4b      	ldr	r3, [pc, #300]	; (80013ec <HAL_ADC_Start_DMA+0x1a8>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d115      	bne.n	80012f4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012cc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d026      	beq.n	8001330 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012ea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012f2:	e01d      	b.n	8001330 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012f8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a39      	ldr	r2, [pc, #228]	; (80013ec <HAL_ADC_Start_DMA+0x1a8>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d004      	beq.n	8001314 <HAL_ADC_Start_DMA+0xd0>
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a38      	ldr	r2, [pc, #224]	; (80013f0 <HAL_ADC_Start_DMA+0x1ac>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d10d      	bne.n	8001330 <HAL_ADC_Start_DMA+0xec>
 8001314:	4b35      	ldr	r3, [pc, #212]	; (80013ec <HAL_ADC_Start_DMA+0x1a8>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800131c:	2b00      	cmp	r3, #0
 800131e:	d007      	beq.n	8001330 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001324:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001328:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001334:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d006      	beq.n	800134a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001340:	f023 0206 	bic.w	r2, r3, #6
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	62da      	str	r2, [r3, #44]	; 0x2c
 8001348:	e002      	b.n	8001350 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2200      	movs	r2, #0
 800134e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2200      	movs	r2, #0
 8001354:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6a1b      	ldr	r3, [r3, #32]
 800135c:	4a25      	ldr	r2, [pc, #148]	; (80013f4 <HAL_ADC_Start_DMA+0x1b0>)
 800135e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	4a24      	ldr	r2, [pc, #144]	; (80013f8 <HAL_ADC_Start_DMA+0x1b4>)
 8001366:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	6a1b      	ldr	r3, [r3, #32]
 800136c:	4a23      	ldr	r2, [pc, #140]	; (80013fc <HAL_ADC_Start_DMA+0x1b8>)
 800136e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f06f 0202 	mvn.w	r2, #2
 8001378:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689a      	ldr	r2, [r3, #8]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001388:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	6a18      	ldr	r0, [r3, #32]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	334c      	adds	r3, #76	; 0x4c
 8001394:	4619      	mov	r1, r3
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f000 fc5d 	bl	8001c58 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80013a8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80013ac:	d108      	bne.n	80013c0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	689a      	ldr	r2, [r3, #8]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80013bc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80013be:	e00f      	b.n	80013e0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80013ce:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80013d0:	e006      	b.n	80013e0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80013da:	e001      	b.n	80013e0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40012400 	.word	0x40012400
 80013f0:	40012800 	.word	0x40012800
 80013f4:	0800175f 	.word	0x0800175f
 80013f8:	080017db 	.word	0x080017db
 80013fc:	080017f7 	.word	0x080017f7

08001400 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
	...

08001438 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001450:	2b01      	cmp	r3, #1
 8001452:	d101      	bne.n	8001458 <HAL_ADC_ConfigChannel+0x20>
 8001454:	2302      	movs	r3, #2
 8001456:	e0dc      	b.n	8001612 <HAL_ADC_ConfigChannel+0x1da>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2201      	movs	r2, #1
 800145c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b06      	cmp	r3, #6
 8001466:	d81c      	bhi.n	80014a2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	3b05      	subs	r3, #5
 800147a:	221f      	movs	r2, #31
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	43db      	mvns	r3, r3
 8001482:	4019      	ands	r1, r3
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	3b05      	subs	r3, #5
 8001494:	fa00 f203 	lsl.w	r2, r0, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	430a      	orrs	r2, r1
 800149e:	635a      	str	r2, [r3, #52]	; 0x34
 80014a0:	e03c      	b.n	800151c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	2b0c      	cmp	r3, #12
 80014a8:	d81c      	bhi.n	80014e4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	3b23      	subs	r3, #35	; 0x23
 80014bc:	221f      	movs	r2, #31
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	4019      	ands	r1, r3
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	6818      	ldr	r0, [r3, #0]
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	3b23      	subs	r3, #35	; 0x23
 80014d6:	fa00 f203 	lsl.w	r2, r0, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	430a      	orrs	r2, r1
 80014e0:	631a      	str	r2, [r3, #48]	; 0x30
 80014e2:	e01b      	b.n	800151c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	3b41      	subs	r3, #65	; 0x41
 80014f6:	221f      	movs	r2, #31
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	4019      	ands	r1, r3
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	6818      	ldr	r0, [r3, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685a      	ldr	r2, [r3, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	3b41      	subs	r3, #65	; 0x41
 8001510:	fa00 f203 	lsl.w	r2, r0, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b09      	cmp	r3, #9
 8001522:	d91c      	bls.n	800155e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	68d9      	ldr	r1, [r3, #12]
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	4613      	mov	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4413      	add	r3, r2
 8001534:	3b1e      	subs	r3, #30
 8001536:	2207      	movs	r2, #7
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	4019      	ands	r1, r3
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	6898      	ldr	r0, [r3, #8]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4613      	mov	r3, r2
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4413      	add	r3, r2
 800154e:	3b1e      	subs	r3, #30
 8001550:	fa00 f203 	lsl.w	r2, r0, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	430a      	orrs	r2, r1
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	e019      	b.n	8001592 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	6919      	ldr	r1, [r3, #16]
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	2207      	movs	r2, #7
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	4019      	ands	r1, r3
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	6898      	ldr	r0, [r3, #8]
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4613      	mov	r3, r2
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	4413      	add	r3, r2
 8001586:	fa00 f203 	lsl.w	r2, r0, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b10      	cmp	r3, #16
 8001598:	d003      	beq.n	80015a2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800159e:	2b11      	cmp	r3, #17
 80015a0:	d132      	bne.n	8001608 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a1d      	ldr	r2, [pc, #116]	; (800161c <HAL_ADC_ConfigChannel+0x1e4>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d125      	bne.n	80015f8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d126      	bne.n	8001608 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80015c8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b10      	cmp	r3, #16
 80015d0:	d11a      	bne.n	8001608 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <HAL_ADC_ConfigChannel+0x1e8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a13      	ldr	r2, [pc, #76]	; (8001624 <HAL_ADC_ConfigChannel+0x1ec>)
 80015d8:	fba2 2303 	umull	r2, r3, r2, r3
 80015dc:	0c9a      	lsrs	r2, r3, #18
 80015de:	4613      	mov	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015e8:	e002      	b.n	80015f0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	3b01      	subs	r3, #1
 80015ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1f9      	bne.n	80015ea <HAL_ADC_ConfigChannel+0x1b2>
 80015f6:	e007      	b.n	8001608 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fc:	f043 0220 	orr.w	r2, r3, #32
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001610:	7bfb      	ldrb	r3, [r7, #15]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	40012400 	.word	0x40012400
 8001620:	20000008 	.word	0x20000008
 8001624:	431bde83 	.word	0x431bde83

08001628 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	2b01      	cmp	r3, #1
 8001644:	d040      	beq.n	80016c8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f042 0201 	orr.w	r2, r2, #1
 8001654:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001656:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <ADC_Enable+0xac>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a1f      	ldr	r2, [pc, #124]	; (80016d8 <ADC_Enable+0xb0>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	0c9b      	lsrs	r3, r3, #18
 8001662:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001664:	e002      	b.n	800166c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	3b01      	subs	r3, #1
 800166a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f9      	bne.n	8001666 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001672:	f7ff fd05 	bl	8001080 <HAL_GetTick>
 8001676:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001678:	e01f      	b.n	80016ba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800167a:	f7ff fd01 	bl	8001080 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d918      	bls.n	80016ba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	2b01      	cmp	r3, #1
 8001694:	d011      	beq.n	80016ba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169a:	f043 0210 	orr.w	r2, r3, #16
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a6:	f043 0201 	orr.w	r2, r3, #1
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e007      	b.n	80016ca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d1d8      	bne.n	800167a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000008 	.word	0x20000008
 80016d8:	431bde83 	.word	0x431bde83

080016dc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d12e      	bne.n	8001754 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0201 	bic.w	r2, r2, #1
 8001704:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001706:	f7ff fcbb 	bl	8001080 <HAL_GetTick>
 800170a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800170c:	e01b      	b.n	8001746 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800170e:	f7ff fcb7 	bl	8001080 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d914      	bls.n	8001746 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	2b01      	cmp	r3, #1
 8001728:	d10d      	bne.n	8001746 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172e:	f043 0210 	orr.w	r2, r3, #16
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173a:	f043 0201 	orr.w	r2, r3, #1
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e007      	b.n	8001756 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	2b01      	cmp	r3, #1
 8001752:	d0dc      	beq.n	800170e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b084      	sub	sp, #16
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001770:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001774:	2b00      	cmp	r3, #0
 8001776:	d127      	bne.n	80017c8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800178e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001792:	d115      	bne.n	80017c0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001798:	2b00      	cmp	r3, #0
 800179a:	d111      	bne.n	80017c0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d105      	bne.n	80017c0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b8:	f043 0201 	orr.w	r2, r3, #1
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80017c0:	68f8      	ldr	r0, [r7, #12]
 80017c2:	f7ff fe1d 	bl	8001400 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80017c6:	e004      	b.n	80017d2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6a1b      	ldr	r3, [r3, #32]
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	4798      	blx	r3
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7ff fe12 	bl	8001412 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b084      	sub	sp, #16
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001802:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001808:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001814:	f043 0204 	orr.w	r2, r3, #4
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f7ff fe01 	bl	8001424 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001822:	bf00      	nop
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800182c:	b590      	push	{r4, r7, lr}
 800182e:	b087      	sub	sp, #28
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001834:	2300      	movs	r3, #0
 8001836:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001842:	2b01      	cmp	r3, #1
 8001844:	d101      	bne.n	800184a <HAL_ADCEx_Calibration_Start+0x1e>
 8001846:	2302      	movs	r3, #2
 8001848:	e097      	b.n	800197a <HAL_ADCEx_Calibration_Start+0x14e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2201      	movs	r2, #1
 800184e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff ff42 	bl	80016dc <ADC_ConversionStop_Disable>
 8001858:	4603      	mov	r3, r0
 800185a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff fee3 	bl	8001628 <ADC_Enable>
 8001862:	4603      	mov	r3, r0
 8001864:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	2b00      	cmp	r3, #0
 800186a:	f040 8081 	bne.w	8001970 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001872:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001876:	f023 0302 	bic.w	r3, r3, #2
 800187a:	f043 0202 	orr.w	r2, r3, #2
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001882:	4b40      	ldr	r3, [pc, #256]	; (8001984 <HAL_ADCEx_Calibration_Start+0x158>)
 8001884:	681c      	ldr	r4, [r3, #0]
 8001886:	2002      	movs	r0, #2
 8001888:	f003 f9ac 	bl	8004be4 <HAL_RCCEx_GetPeriphCLKFreq>
 800188c:	4603      	mov	r3, r0
 800188e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001892:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001894:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001896:	e002      	b.n	800189e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	3b01      	subs	r3, #1
 800189c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1f9      	bne.n	8001898 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f042 0208 	orr.w	r2, r2, #8
 80018b2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80018b4:	f7ff fbe4 	bl	8001080 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80018ba:	e01b      	b.n	80018f4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80018bc:	f7ff fbe0 	bl	8001080 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b0a      	cmp	r3, #10
 80018c8:	d914      	bls.n	80018f4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d00d      	beq.n	80018f4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018dc:	f023 0312 	bic.w	r3, r3, #18
 80018e0:	f043 0210 	orr.w	r2, r3, #16
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e042      	b.n	800197a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1dc      	bne.n	80018bc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f042 0204 	orr.w	r2, r2, #4
 8001910:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001912:	f7ff fbb5 	bl	8001080 <HAL_GetTick>
 8001916:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001918:	e01b      	b.n	8001952 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800191a:	f7ff fbb1 	bl	8001080 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b0a      	cmp	r3, #10
 8001926:	d914      	bls.n	8001952 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00d      	beq.n	8001952 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193a:	f023 0312 	bic.w	r3, r3, #18
 800193e:	f043 0210 	orr.w	r2, r3, #16
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e013      	b.n	800197a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f003 0304 	and.w	r3, r3, #4
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1dc      	bne.n	800191a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001964:	f023 0303 	bic.w	r3, r3, #3
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001978:	7dfb      	ldrb	r3, [r7, #23]
}
 800197a:	4618      	mov	r0, r3
 800197c:	371c      	adds	r7, #28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	bf00      	nop
 8001984:	20000008 	.word	0x20000008

08001988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001988:	b480      	push	{r7}
 800198a:	b085      	sub	sp, #20
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <__NVIC_SetPriorityGrouping+0x44>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800199e:	68ba      	ldr	r2, [r7, #8]
 80019a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019a4:	4013      	ands	r3, r2
 80019a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ba:	4a04      	ldr	r2, [pc, #16]	; (80019cc <__NVIC_SetPriorityGrouping+0x44>)
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	60d3      	str	r3, [r2, #12]
}
 80019c0:	bf00      	nop
 80019c2:	3714      	adds	r7, #20
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d4:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <__NVIC_GetPriorityGrouping+0x18>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	0a1b      	lsrs	r3, r3, #8
 80019da:	f003 0307 	and.w	r3, r3, #7
}
 80019de:	4618      	mov	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	db0b      	blt.n	8001a16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	f003 021f 	and.w	r2, r3, #31
 8001a04:	4906      	ldr	r1, [pc, #24]	; (8001a20 <__NVIC_EnableIRQ+0x34>)
 8001a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0a:	095b      	lsrs	r3, r3, #5
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr
 8001a20:	e000e100 	.word	0xe000e100

08001a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	6039      	str	r1, [r7, #0]
 8001a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	db0a      	blt.n	8001a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	490c      	ldr	r1, [pc, #48]	; (8001a70 <__NVIC_SetPriority+0x4c>)
 8001a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a42:	0112      	lsls	r2, r2, #4
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	440b      	add	r3, r1
 8001a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a4c:	e00a      	b.n	8001a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	4908      	ldr	r1, [pc, #32]	; (8001a74 <__NVIC_SetPriority+0x50>)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	f003 030f 	and.w	r3, r3, #15
 8001a5a:	3b04      	subs	r3, #4
 8001a5c:	0112      	lsls	r2, r2, #4
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	440b      	add	r3, r1
 8001a62:	761a      	strb	r2, [r3, #24]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000e100 	.word	0xe000e100
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b089      	sub	sp, #36	; 0x24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f1c3 0307 	rsb	r3, r3, #7
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	bf28      	it	cs
 8001a96:	2304      	movcs	r3, #4
 8001a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	2b06      	cmp	r3, #6
 8001aa0:	d902      	bls.n	8001aa8 <NVIC_EncodePriority+0x30>
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3b03      	subs	r3, #3
 8001aa6:	e000      	b.n	8001aaa <NVIC_EncodePriority+0x32>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43da      	mvns	r2, r3
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	401a      	ands	r2, r3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aca:	43d9      	mvns	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	4313      	orrs	r3, r2
         );
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3724      	adds	r7, #36	; 0x24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001aec:	d301      	bcc.n	8001af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aee:	2301      	movs	r3, #1
 8001af0:	e00f      	b.n	8001b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <SysTick_Config+0x40>)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001afa:	210f      	movs	r1, #15
 8001afc:	f04f 30ff 	mov.w	r0, #4294967295
 8001b00:	f7ff ff90 	bl	8001a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b04:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <SysTick_Config+0x40>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b0a:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <SysTick_Config+0x40>)
 8001b0c:	2207      	movs	r2, #7
 8001b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	e000e010 	.word	0xe000e010

08001b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff ff2d 	bl	8001988 <__NVIC_SetPriorityGrouping>
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b086      	sub	sp, #24
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b48:	f7ff ff42 	bl	80019d0 <__NVIC_GetPriorityGrouping>
 8001b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	68b9      	ldr	r1, [r7, #8]
 8001b52:	6978      	ldr	r0, [r7, #20]
 8001b54:	f7ff ff90 	bl	8001a78 <NVIC_EncodePriority>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff5f 	bl	8001a24 <__NVIC_SetPriority>
}
 8001b66:	bf00      	nop
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff35 	bl	80019ec <__NVIC_EnableIRQ>
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ffa2 	bl	8001adc <SysTick_Config>
 8001b98:	4603      	mov	r3, r0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e043      	b.n	8001c42 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <HAL_DMA_Init+0xa8>)
 8001bc2:	4413      	add	r3, r2
 8001bc4:	4a22      	ldr	r2, [pc, #136]	; (8001c50 <HAL_DMA_Init+0xac>)
 8001bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	009a      	lsls	r2, r3, #2
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a1f      	ldr	r2, [pc, #124]	; (8001c54 <HAL_DMA_Init+0xb0>)
 8001bd6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001bee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001bf2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001bfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3714      	adds	r7, #20
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr
 8001c4c:	bffdfff8 	.word	0xbffdfff8
 8001c50:	cccccccd 	.word	0xcccccccd
 8001c54:	40020000 	.word	0x40020000

08001c58 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
 8001c64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_DMA_Start_IT+0x20>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e04b      	b.n	8001d10 <HAL_DMA_Start_IT+0xb8>
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d13a      	bne.n	8001d02 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2202      	movs	r2, #2
 8001c90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f022 0201 	bic.w	r2, r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	68b9      	ldr	r1, [r7, #8]
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	f000 f9bc 	bl	800202e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d008      	beq.n	8001cd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f042 020e 	orr.w	r2, r2, #14
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	e00f      	b.n	8001cf0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f022 0204 	bic.w	r2, r2, #4
 8001cde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 020a 	orr.w	r2, r2, #10
 8001cee:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0201 	orr.w	r2, r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	e005      	b.n	8001d0e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3718      	adds	r7, #24
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d20:	2300      	movs	r3, #0
 8001d22:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d005      	beq.n	8001d3c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2204      	movs	r2, #4
 8001d34:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	73fb      	strb	r3, [r7, #15]
 8001d3a:	e051      	b.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f022 020e 	bic.w	r2, r2, #14
 8001d4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a22      	ldr	r2, [pc, #136]	; (8001dec <HAL_DMA_Abort_IT+0xd4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d029      	beq.n	8001dba <HAL_DMA_Abort_IT+0xa2>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a21      	ldr	r2, [pc, #132]	; (8001df0 <HAL_DMA_Abort_IT+0xd8>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d022      	beq.n	8001db6 <HAL_DMA_Abort_IT+0x9e>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a1f      	ldr	r2, [pc, #124]	; (8001df4 <HAL_DMA_Abort_IT+0xdc>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d01a      	beq.n	8001db0 <HAL_DMA_Abort_IT+0x98>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a1e      	ldr	r2, [pc, #120]	; (8001df8 <HAL_DMA_Abort_IT+0xe0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d012      	beq.n	8001daa <HAL_DMA_Abort_IT+0x92>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a1c      	ldr	r2, [pc, #112]	; (8001dfc <HAL_DMA_Abort_IT+0xe4>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d00a      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x8c>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a1b      	ldr	r2, [pc, #108]	; (8001e00 <HAL_DMA_Abort_IT+0xe8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d102      	bne.n	8001d9e <HAL_DMA_Abort_IT+0x86>
 8001d98:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001d9c:	e00e      	b.n	8001dbc <HAL_DMA_Abort_IT+0xa4>
 8001d9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001da2:	e00b      	b.n	8001dbc <HAL_DMA_Abort_IT+0xa4>
 8001da4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001da8:	e008      	b.n	8001dbc <HAL_DMA_Abort_IT+0xa4>
 8001daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dae:	e005      	b.n	8001dbc <HAL_DMA_Abort_IT+0xa4>
 8001db0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001db4:	e002      	b.n	8001dbc <HAL_DMA_Abort_IT+0xa4>
 8001db6:	2310      	movs	r3, #16
 8001db8:	e000      	b.n	8001dbc <HAL_DMA_Abort_IT+0xa4>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	4a11      	ldr	r2, [pc, #68]	; (8001e04 <HAL_DMA_Abort_IT+0xec>)
 8001dbe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d003      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	4798      	blx	r3
    } 
  }
  return status;
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40020008 	.word	0x40020008
 8001df0:	4002001c 	.word	0x4002001c
 8001df4:	40020030 	.word	0x40020030
 8001df8:	40020044 	.word	0x40020044
 8001dfc:	40020058 	.word	0x40020058
 8001e00:	4002006c 	.word	0x4002006c
 8001e04:	40020000 	.word	0x40020000

08001e08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	2204      	movs	r2, #4
 8001e26:	409a      	lsls	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d04f      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0xc8>
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d04a      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0320 	and.w	r3, r3, #32
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d107      	bne.n	8001e58 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0204 	bic.w	r2, r2, #4
 8001e56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a66      	ldr	r2, [pc, #408]	; (8001ff8 <HAL_DMA_IRQHandler+0x1f0>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d029      	beq.n	8001eb6 <HAL_DMA_IRQHandler+0xae>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a65      	ldr	r2, [pc, #404]	; (8001ffc <HAL_DMA_IRQHandler+0x1f4>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d022      	beq.n	8001eb2 <HAL_DMA_IRQHandler+0xaa>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a63      	ldr	r2, [pc, #396]	; (8002000 <HAL_DMA_IRQHandler+0x1f8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d01a      	beq.n	8001eac <HAL_DMA_IRQHandler+0xa4>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a62      	ldr	r2, [pc, #392]	; (8002004 <HAL_DMA_IRQHandler+0x1fc>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d012      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x9e>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a60      	ldr	r2, [pc, #384]	; (8002008 <HAL_DMA_IRQHandler+0x200>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00a      	beq.n	8001ea0 <HAL_DMA_IRQHandler+0x98>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a5f      	ldr	r2, [pc, #380]	; (800200c <HAL_DMA_IRQHandler+0x204>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d102      	bne.n	8001e9a <HAL_DMA_IRQHandler+0x92>
 8001e94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e98:	e00e      	b.n	8001eb8 <HAL_DMA_IRQHandler+0xb0>
 8001e9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e9e:	e00b      	b.n	8001eb8 <HAL_DMA_IRQHandler+0xb0>
 8001ea0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ea4:	e008      	b.n	8001eb8 <HAL_DMA_IRQHandler+0xb0>
 8001ea6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001eaa:	e005      	b.n	8001eb8 <HAL_DMA_IRQHandler+0xb0>
 8001eac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eb0:	e002      	b.n	8001eb8 <HAL_DMA_IRQHandler+0xb0>
 8001eb2:	2340      	movs	r3, #64	; 0x40
 8001eb4:	e000      	b.n	8001eb8 <HAL_DMA_IRQHandler+0xb0>
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	4a55      	ldr	r2, [pc, #340]	; (8002010 <HAL_DMA_IRQHandler+0x208>)
 8001eba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f000 8094 	beq.w	8001fee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001ece:	e08e      	b.n	8001fee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	2202      	movs	r2, #2
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d056      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x186>
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d051      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0320 	and.w	r3, r3, #32
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10b      	bne.n	8001f10 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 020a 	bic.w	r2, r2, #10
 8001f06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a38      	ldr	r2, [pc, #224]	; (8001ff8 <HAL_DMA_IRQHandler+0x1f0>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d029      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x166>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a37      	ldr	r2, [pc, #220]	; (8001ffc <HAL_DMA_IRQHandler+0x1f4>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d022      	beq.n	8001f6a <HAL_DMA_IRQHandler+0x162>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a35      	ldr	r2, [pc, #212]	; (8002000 <HAL_DMA_IRQHandler+0x1f8>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d01a      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x15c>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a34      	ldr	r2, [pc, #208]	; (8002004 <HAL_DMA_IRQHandler+0x1fc>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d012      	beq.n	8001f5e <HAL_DMA_IRQHandler+0x156>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a32      	ldr	r2, [pc, #200]	; (8002008 <HAL_DMA_IRQHandler+0x200>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00a      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x150>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a31      	ldr	r2, [pc, #196]	; (800200c <HAL_DMA_IRQHandler+0x204>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d102      	bne.n	8001f52 <HAL_DMA_IRQHandler+0x14a>
 8001f4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f50:	e00e      	b.n	8001f70 <HAL_DMA_IRQHandler+0x168>
 8001f52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f56:	e00b      	b.n	8001f70 <HAL_DMA_IRQHandler+0x168>
 8001f58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f5c:	e008      	b.n	8001f70 <HAL_DMA_IRQHandler+0x168>
 8001f5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f62:	e005      	b.n	8001f70 <HAL_DMA_IRQHandler+0x168>
 8001f64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f68:	e002      	b.n	8001f70 <HAL_DMA_IRQHandler+0x168>
 8001f6a:	2320      	movs	r3, #32
 8001f6c:	e000      	b.n	8001f70 <HAL_DMA_IRQHandler+0x168>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	4a27      	ldr	r2, [pc, #156]	; (8002010 <HAL_DMA_IRQHandler+0x208>)
 8001f72:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d034      	beq.n	8001fee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f8c:	e02f      	b.n	8001fee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	2208      	movs	r2, #8
 8001f94:	409a      	lsls	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d028      	beq.n	8001ff0 <HAL_DMA_IRQHandler+0x1e8>
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d023      	beq.n	8001ff0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 020e 	bic.w	r2, r2, #14
 8001fb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d004      	beq.n	8001ff0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	4798      	blx	r3
    }
  }
  return;
 8001fee:	bf00      	nop
 8001ff0:	bf00      	nop
}
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40020008 	.word	0x40020008
 8001ffc:	4002001c 	.word	0x4002001c
 8002000:	40020030 	.word	0x40020030
 8002004:	40020044 	.word	0x40020044
 8002008:	40020058 	.word	0x40020058
 800200c:	4002006c 	.word	0x4002006c
 8002010:	40020000 	.word	0x40020000

08002014 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002022:	b2db      	uxtb	r3, r3
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr

0800202e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800202e:	b480      	push	{r7}
 8002030:	b085      	sub	sp, #20
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
 800203a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002044:	2101      	movs	r1, #1
 8002046:	fa01 f202 	lsl.w	r2, r1, r2
 800204a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b10      	cmp	r3, #16
 800205a:	d108      	bne.n	800206e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800206c:	e007      	b.n	800207e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	60da      	str	r2, [r3, #12]
}
 800207e:	bf00      	nop
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002088:	b480      	push	{r7}
 800208a:	b08b      	sub	sp, #44	; 0x2c
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800209a:	e169      	b.n	8002370 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800209c:	2201      	movs	r2, #1
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	69fa      	ldr	r2, [r7, #28]
 80020ac:	4013      	ands	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	f040 8158 	bne.w	800236a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4a9a      	ldr	r2, [pc, #616]	; (8002328 <HAL_GPIO_Init+0x2a0>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d05e      	beq.n	8002182 <HAL_GPIO_Init+0xfa>
 80020c4:	4a98      	ldr	r2, [pc, #608]	; (8002328 <HAL_GPIO_Init+0x2a0>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d875      	bhi.n	80021b6 <HAL_GPIO_Init+0x12e>
 80020ca:	4a98      	ldr	r2, [pc, #608]	; (800232c <HAL_GPIO_Init+0x2a4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d058      	beq.n	8002182 <HAL_GPIO_Init+0xfa>
 80020d0:	4a96      	ldr	r2, [pc, #600]	; (800232c <HAL_GPIO_Init+0x2a4>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d86f      	bhi.n	80021b6 <HAL_GPIO_Init+0x12e>
 80020d6:	4a96      	ldr	r2, [pc, #600]	; (8002330 <HAL_GPIO_Init+0x2a8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d052      	beq.n	8002182 <HAL_GPIO_Init+0xfa>
 80020dc:	4a94      	ldr	r2, [pc, #592]	; (8002330 <HAL_GPIO_Init+0x2a8>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d869      	bhi.n	80021b6 <HAL_GPIO_Init+0x12e>
 80020e2:	4a94      	ldr	r2, [pc, #592]	; (8002334 <HAL_GPIO_Init+0x2ac>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d04c      	beq.n	8002182 <HAL_GPIO_Init+0xfa>
 80020e8:	4a92      	ldr	r2, [pc, #584]	; (8002334 <HAL_GPIO_Init+0x2ac>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d863      	bhi.n	80021b6 <HAL_GPIO_Init+0x12e>
 80020ee:	4a92      	ldr	r2, [pc, #584]	; (8002338 <HAL_GPIO_Init+0x2b0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d046      	beq.n	8002182 <HAL_GPIO_Init+0xfa>
 80020f4:	4a90      	ldr	r2, [pc, #576]	; (8002338 <HAL_GPIO_Init+0x2b0>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d85d      	bhi.n	80021b6 <HAL_GPIO_Init+0x12e>
 80020fa:	2b12      	cmp	r3, #18
 80020fc:	d82a      	bhi.n	8002154 <HAL_GPIO_Init+0xcc>
 80020fe:	2b12      	cmp	r3, #18
 8002100:	d859      	bhi.n	80021b6 <HAL_GPIO_Init+0x12e>
 8002102:	a201      	add	r2, pc, #4	; (adr r2, 8002108 <HAL_GPIO_Init+0x80>)
 8002104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002108:	08002183 	.word	0x08002183
 800210c:	0800215d 	.word	0x0800215d
 8002110:	0800216f 	.word	0x0800216f
 8002114:	080021b1 	.word	0x080021b1
 8002118:	080021b7 	.word	0x080021b7
 800211c:	080021b7 	.word	0x080021b7
 8002120:	080021b7 	.word	0x080021b7
 8002124:	080021b7 	.word	0x080021b7
 8002128:	080021b7 	.word	0x080021b7
 800212c:	080021b7 	.word	0x080021b7
 8002130:	080021b7 	.word	0x080021b7
 8002134:	080021b7 	.word	0x080021b7
 8002138:	080021b7 	.word	0x080021b7
 800213c:	080021b7 	.word	0x080021b7
 8002140:	080021b7 	.word	0x080021b7
 8002144:	080021b7 	.word	0x080021b7
 8002148:	080021b7 	.word	0x080021b7
 800214c:	08002165 	.word	0x08002165
 8002150:	08002179 	.word	0x08002179
 8002154:	4a79      	ldr	r2, [pc, #484]	; (800233c <HAL_GPIO_Init+0x2b4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d013      	beq.n	8002182 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800215a:	e02c      	b.n	80021b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	623b      	str	r3, [r7, #32]
          break;
 8002162:	e029      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	3304      	adds	r3, #4
 800216a:	623b      	str	r3, [r7, #32]
          break;
 800216c:	e024      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	3308      	adds	r3, #8
 8002174:	623b      	str	r3, [r7, #32]
          break;
 8002176:	e01f      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	330c      	adds	r3, #12
 800217e:	623b      	str	r3, [r7, #32]
          break;
 8002180:	e01a      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d102      	bne.n	8002190 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800218a:	2304      	movs	r3, #4
 800218c:	623b      	str	r3, [r7, #32]
          break;
 800218e:	e013      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d105      	bne.n	80021a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002198:	2308      	movs	r3, #8
 800219a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	69fa      	ldr	r2, [r7, #28]
 80021a0:	611a      	str	r2, [r3, #16]
          break;
 80021a2:	e009      	b.n	80021b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021a4:	2308      	movs	r3, #8
 80021a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	69fa      	ldr	r2, [r7, #28]
 80021ac:	615a      	str	r2, [r3, #20]
          break;
 80021ae:	e003      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021b0:	2300      	movs	r3, #0
 80021b2:	623b      	str	r3, [r7, #32]
          break;
 80021b4:	e000      	b.n	80021b8 <HAL_GPIO_Init+0x130>
          break;
 80021b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	2bff      	cmp	r3, #255	; 0xff
 80021bc:	d801      	bhi.n	80021c2 <HAL_GPIO_Init+0x13a>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	e001      	b.n	80021c6 <HAL_GPIO_Init+0x13e>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3304      	adds	r3, #4
 80021c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	2bff      	cmp	r3, #255	; 0xff
 80021cc:	d802      	bhi.n	80021d4 <HAL_GPIO_Init+0x14c>
 80021ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	e002      	b.n	80021da <HAL_GPIO_Init+0x152>
 80021d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d6:	3b08      	subs	r3, #8
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	210f      	movs	r1, #15
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	fa01 f303 	lsl.w	r3, r1, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	401a      	ands	r2, r3
 80021ec:	6a39      	ldr	r1, [r7, #32]
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	fa01 f303 	lsl.w	r3, r1, r3
 80021f4:	431a      	orrs	r2, r3
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 80b1 	beq.w	800236a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002208:	4b4d      	ldr	r3, [pc, #308]	; (8002340 <HAL_GPIO_Init+0x2b8>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	4a4c      	ldr	r2, [pc, #304]	; (8002340 <HAL_GPIO_Init+0x2b8>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6193      	str	r3, [r2, #24]
 8002214:	4b4a      	ldr	r3, [pc, #296]	; (8002340 <HAL_GPIO_Init+0x2b8>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002220:	4a48      	ldr	r2, [pc, #288]	; (8002344 <HAL_GPIO_Init+0x2bc>)
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	089b      	lsrs	r3, r3, #2
 8002226:	3302      	adds	r3, #2
 8002228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800222c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800222e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002230:	f003 0303 	and.w	r3, r3, #3
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	220f      	movs	r2, #15
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	4013      	ands	r3, r2
 8002242:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a40      	ldr	r2, [pc, #256]	; (8002348 <HAL_GPIO_Init+0x2c0>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d013      	beq.n	8002274 <HAL_GPIO_Init+0x1ec>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a3f      	ldr	r2, [pc, #252]	; (800234c <HAL_GPIO_Init+0x2c4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d00d      	beq.n	8002270 <HAL_GPIO_Init+0x1e8>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a3e      	ldr	r2, [pc, #248]	; (8002350 <HAL_GPIO_Init+0x2c8>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d007      	beq.n	800226c <HAL_GPIO_Init+0x1e4>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a3d      	ldr	r2, [pc, #244]	; (8002354 <HAL_GPIO_Init+0x2cc>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d101      	bne.n	8002268 <HAL_GPIO_Init+0x1e0>
 8002264:	2303      	movs	r3, #3
 8002266:	e006      	b.n	8002276 <HAL_GPIO_Init+0x1ee>
 8002268:	2304      	movs	r3, #4
 800226a:	e004      	b.n	8002276 <HAL_GPIO_Init+0x1ee>
 800226c:	2302      	movs	r3, #2
 800226e:	e002      	b.n	8002276 <HAL_GPIO_Init+0x1ee>
 8002270:	2301      	movs	r3, #1
 8002272:	e000      	b.n	8002276 <HAL_GPIO_Init+0x1ee>
 8002274:	2300      	movs	r3, #0
 8002276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002278:	f002 0203 	and.w	r2, r2, #3
 800227c:	0092      	lsls	r2, r2, #2
 800227e:	4093      	lsls	r3, r2
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	4313      	orrs	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002286:	492f      	ldr	r1, [pc, #188]	; (8002344 <HAL_GPIO_Init+0x2bc>)
 8002288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228a:	089b      	lsrs	r3, r3, #2
 800228c:	3302      	adds	r3, #2
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d006      	beq.n	80022ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022a0:	4b2d      	ldr	r3, [pc, #180]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	492c      	ldr	r1, [pc, #176]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	608b      	str	r3, [r1, #8]
 80022ac:	e006      	b.n	80022bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022ae:	4b2a      	ldr	r3, [pc, #168]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	4928      	ldr	r1, [pc, #160]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022b8:	4013      	ands	r3, r2
 80022ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d006      	beq.n	80022d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022c8:	4b23      	ldr	r3, [pc, #140]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	4922      	ldr	r1, [pc, #136]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	60cb      	str	r3, [r1, #12]
 80022d4:	e006      	b.n	80022e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022d6:	4b20      	ldr	r3, [pc, #128]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	43db      	mvns	r3, r3
 80022de:	491e      	ldr	r1, [pc, #120]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d006      	beq.n	80022fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022f0:	4b19      	ldr	r3, [pc, #100]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	4918      	ldr	r1, [pc, #96]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	604b      	str	r3, [r1, #4]
 80022fc:	e006      	b.n	800230c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022fe:	4b16      	ldr	r3, [pc, #88]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	43db      	mvns	r3, r3
 8002306:	4914      	ldr	r1, [pc, #80]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 8002308:	4013      	ands	r3, r2
 800230a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d021      	beq.n	800235c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002318:	4b0f      	ldr	r3, [pc, #60]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	490e      	ldr	r1, [pc, #56]	; (8002358 <HAL_GPIO_Init+0x2d0>)
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	600b      	str	r3, [r1, #0]
 8002324:	e021      	b.n	800236a <HAL_GPIO_Init+0x2e2>
 8002326:	bf00      	nop
 8002328:	10320000 	.word	0x10320000
 800232c:	10310000 	.word	0x10310000
 8002330:	10220000 	.word	0x10220000
 8002334:	10210000 	.word	0x10210000
 8002338:	10120000 	.word	0x10120000
 800233c:	10110000 	.word	0x10110000
 8002340:	40021000 	.word	0x40021000
 8002344:	40010000 	.word	0x40010000
 8002348:	40010800 	.word	0x40010800
 800234c:	40010c00 	.word	0x40010c00
 8002350:	40011000 	.word	0x40011000
 8002354:	40011400 	.word	0x40011400
 8002358:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800235c:	4b0b      	ldr	r3, [pc, #44]	; (800238c <HAL_GPIO_Init+0x304>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	43db      	mvns	r3, r3
 8002364:	4909      	ldr	r1, [pc, #36]	; (800238c <HAL_GPIO_Init+0x304>)
 8002366:	4013      	ands	r3, r2
 8002368:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236c:	3301      	adds	r3, #1
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002376:	fa22 f303 	lsr.w	r3, r2, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	f47f ae8e 	bne.w	800209c <HAL_GPIO_Init+0x14>
  }
}
 8002380:	bf00      	nop
 8002382:	bf00      	nop
 8002384:	372c      	adds	r7, #44	; 0x2c
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	40010400 	.word	0x40010400

08002390 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	887b      	ldrh	r3, [r7, #2]
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d002      	beq.n	80023ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023a8:	2301      	movs	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
 80023ac:	e001      	b.n	80023b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr
	...

080023c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e12b      	b.n	800262a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe fc32 	bl	8000c50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2224      	movs	r2, #36	; 0x24
 80023f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002412:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002422:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002424:	f002 fae2 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8002428:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4a81      	ldr	r2, [pc, #516]	; (8002634 <HAL_I2C_Init+0x274>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d807      	bhi.n	8002444 <HAL_I2C_Init+0x84>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4a80      	ldr	r2, [pc, #512]	; (8002638 <HAL_I2C_Init+0x278>)
 8002438:	4293      	cmp	r3, r2
 800243a:	bf94      	ite	ls
 800243c:	2301      	movls	r3, #1
 800243e:	2300      	movhi	r3, #0
 8002440:	b2db      	uxtb	r3, r3
 8002442:	e006      	b.n	8002452 <HAL_I2C_Init+0x92>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4a7d      	ldr	r2, [pc, #500]	; (800263c <HAL_I2C_Init+0x27c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	bf94      	ite	ls
 800244c:	2301      	movls	r3, #1
 800244e:	2300      	movhi	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e0e7      	b.n	800262a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4a78      	ldr	r2, [pc, #480]	; (8002640 <HAL_I2C_Init+0x280>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	0c9b      	lsrs	r3, r3, #18
 8002464:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4a6a      	ldr	r2, [pc, #424]	; (8002634 <HAL_I2C_Init+0x274>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d802      	bhi.n	8002494 <HAL_I2C_Init+0xd4>
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	3301      	adds	r3, #1
 8002492:	e009      	b.n	80024a8 <HAL_I2C_Init+0xe8>
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	4a69      	ldr	r2, [pc, #420]	; (8002644 <HAL_I2C_Init+0x284>)
 80024a0:	fba2 2303 	umull	r2, r3, r2, r3
 80024a4:	099b      	lsrs	r3, r3, #6
 80024a6:	3301      	adds	r3, #1
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	430b      	orrs	r3, r1
 80024ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80024ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	495c      	ldr	r1, [pc, #368]	; (8002634 <HAL_I2C_Init+0x274>)
 80024c4:	428b      	cmp	r3, r1
 80024c6:	d819      	bhi.n	80024fc <HAL_I2C_Init+0x13c>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	1e59      	subs	r1, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80024d6:	1c59      	adds	r1, r3, #1
 80024d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80024dc:	400b      	ands	r3, r1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00a      	beq.n	80024f8 <HAL_I2C_Init+0x138>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	1e59      	subs	r1, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80024f0:	3301      	adds	r3, #1
 80024f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f6:	e051      	b.n	800259c <HAL_I2C_Init+0x1dc>
 80024f8:	2304      	movs	r3, #4
 80024fa:	e04f      	b.n	800259c <HAL_I2C_Init+0x1dc>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d111      	bne.n	8002528 <HAL_I2C_Init+0x168>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1e58      	subs	r0, r3, #1
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6859      	ldr	r1, [r3, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	440b      	add	r3, r1
 8002512:	fbb0 f3f3 	udiv	r3, r0, r3
 8002516:	3301      	adds	r3, #1
 8002518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf0c      	ite	eq
 8002520:	2301      	moveq	r3, #1
 8002522:	2300      	movne	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	e012      	b.n	800254e <HAL_I2C_Init+0x18e>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	1e58      	subs	r0, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6859      	ldr	r1, [r3, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	0099      	lsls	r1, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	fbb0 f3f3 	udiv	r3, r0, r3
 800253e:	3301      	adds	r3, #1
 8002540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002544:	2b00      	cmp	r3, #0
 8002546:	bf0c      	ite	eq
 8002548:	2301      	moveq	r3, #1
 800254a:	2300      	movne	r3, #0
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_I2C_Init+0x196>
 8002552:	2301      	movs	r3, #1
 8002554:	e022      	b.n	800259c <HAL_I2C_Init+0x1dc>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10e      	bne.n	800257c <HAL_I2C_Init+0x1bc>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1e58      	subs	r0, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6859      	ldr	r1, [r3, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	440b      	add	r3, r1
 800256c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002570:	3301      	adds	r3, #1
 8002572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800257a:	e00f      	b.n	800259c <HAL_I2C_Init+0x1dc>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1e58      	subs	r0, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6859      	ldr	r1, [r3, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	0099      	lsls	r1, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002592:	3301      	adds	r3, #1
 8002594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002598:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	6809      	ldr	r1, [r1, #0]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	431a      	orrs	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80025ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6911      	ldr	r1, [r2, #16]
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68d2      	ldr	r2, [r2, #12]
 80025d6:	4311      	orrs	r1, r2
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6812      	ldr	r2, [r2, #0]
 80025dc:	430b      	orrs	r3, r1
 80025de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0201 	orr.w	r2, r2, #1
 800260a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2220      	movs	r2, #32
 8002616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	000186a0 	.word	0x000186a0
 8002638:	001e847f 	.word	0x001e847f
 800263c:	003d08ff 	.word	0x003d08ff
 8002640:	431bde83 	.word	0x431bde83
 8002644:	10624dd3 	.word	0x10624dd3

08002648 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800265a:	2b80      	cmp	r3, #128	; 0x80
 800265c:	d103      	bne.n	8002666 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2200      	movs	r2, #0
 8002664:	611a      	str	r2, [r3, #16]
  }
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002670:	b480      	push	{r7}
 8002672:	b087      	sub	sp, #28
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	607a      	str	r2, [r7, #4]
 800267a:	461a      	mov	r2, r3
 800267c:	460b      	mov	r3, r1
 800267e:	817b      	strh	r3, [r7, #10]
 8002680:	4613      	mov	r3, r2
 8002682:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b20      	cmp	r3, #32
 8002692:	f040 8081 	bne.w	8002798 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002696:	4b43      	ldr	r3, [pc, #268]	; (80027a4 <HAL_I2C_Master_Transmit_IT+0x134>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	08db      	lsrs	r3, r3, #3
 800269c:	4a42      	ldr	r2, [pc, #264]	; (80027a8 <HAL_I2C_Master_Transmit_IT+0x138>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	0a1a      	lsrs	r2, r3, #8
 80026a4:	4613      	mov	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	009a      	lsls	r2, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d112      	bne.n	80026e2 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f043 0220 	orr.w	r2, r3, #32
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 80026de:	2302      	movs	r3, #2
 80026e0:	e05b      	b.n	800279a <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d0df      	beq.n	80026b0 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d101      	bne.n	80026fe <HAL_I2C_Master_Transmit_IT+0x8e>
 80026fa:	2302      	movs	r3, #2
 80026fc:	e04d      	b.n	800279a <HAL_I2C_Master_Transmit_IT+0x12a>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b01      	cmp	r3, #1
 8002712:	d007      	beq.n	8002724 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002732:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2221      	movs	r2, #33	; 0x21
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2210      	movs	r2, #16
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	893a      	ldrh	r2, [r7, #8]
 8002754:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275a:	b29a      	uxth	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <HAL_I2C_Master_Transmit_IT+0x13c>)
 8002764:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8002766:	897a      	ldrh	r2, [r7, #10]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002782:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002792:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	e000      	b.n	800279a <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002798:	2302      	movs	r3, #2
  }
}
 800279a:	4618      	mov	r0, r3
 800279c:	371c      	adds	r7, #28
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr
 80027a4:	20000008 	.word	0x20000008
 80027a8:	14f8b589 	.word	0x14f8b589
 80027ac:	ffff0000 	.word	0xffff0000

080027b0 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b087      	sub	sp, #28
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	607a      	str	r2, [r7, #4]
 80027ba:	461a      	mov	r2, r3
 80027bc:	460b      	mov	r3, r1
 80027be:	817b      	strh	r3, [r7, #10]
 80027c0:	4613      	mov	r3, r2
 80027c2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b20      	cmp	r3, #32
 80027d2:	f040 8089 	bne.w	80028e8 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80027d6:	4b47      	ldr	r3, [pc, #284]	; (80028f4 <HAL_I2C_Master_Receive_IT+0x144>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	08db      	lsrs	r3, r3, #3
 80027dc:	4a46      	ldr	r2, [pc, #280]	; (80028f8 <HAL_I2C_Master_Receive_IT+0x148>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	0a1a      	lsrs	r2, r3, #8
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	009a      	lsls	r2, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d112      	bne.n	8002822 <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2220      	movs	r2, #32
 8002806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	f043 0220 	orr.w	r2, r3, #32
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 800281e:	2302      	movs	r3, #2
 8002820:	e063      	b.n	80028ea <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b02      	cmp	r3, #2
 800282e:	d0df      	beq.n	80027f0 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002836:	2b01      	cmp	r3, #1
 8002838:	d101      	bne.n	800283e <HAL_I2C_Master_Receive_IT+0x8e>
 800283a:	2302      	movs	r3, #2
 800283c:	e055      	b.n	80028ea <HAL_I2C_Master_Receive_IT+0x13a>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b01      	cmp	r3, #1
 8002852:	d007      	beq.n	8002864 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0201 	orr.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002872:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2222      	movs	r2, #34	; 0x22
 8002878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2210      	movs	r2, #16
 8002880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	893a      	ldrh	r2, [r7, #8]
 8002894:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4a16      	ldr	r2, [pc, #88]	; (80028fc <HAL_I2C_Master_Receive_IT+0x14c>)
 80028a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80028a6:	897a      	ldrh	r2, [r7, #10]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80028c2:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028d2:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028e2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80028e4:	2300      	movs	r3, #0
 80028e6:	e000      	b.n	80028ea <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 80028e8:	2302      	movs	r3, #2
  }
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	371c      	adds	r7, #28
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bc80      	pop	{r7}
 80028f2:	4770      	bx	lr
 80028f4:	20000008 	.word	0x20000008
 80028f8:	14f8b589 	.word	0x14f8b589
 80028fc:	ffff0000 	.word	0xffff0000

08002900 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b088      	sub	sp, #32
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002908:	2300      	movs	r3, #0
 800290a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002918:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002920:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002928:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	2b10      	cmp	r3, #16
 800292e:	d003      	beq.n	8002938 <HAL_I2C_EV_IRQHandler+0x38>
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	2b40      	cmp	r3, #64	; 0x40
 8002934:	f040 80b1 	bne.w	8002a9a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10d      	bne.n	800296e <HAL_I2C_EV_IRQHandler+0x6e>
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002958:	d003      	beq.n	8002962 <HAL_I2C_EV_IRQHandler+0x62>
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002960:	d101      	bne.n	8002966 <HAL_I2C_EV_IRQHandler+0x66>
 8002962:	2301      	movs	r3, #1
 8002964:	e000      	b.n	8002968 <HAL_I2C_EV_IRQHandler+0x68>
 8002966:	2300      	movs	r3, #0
 8002968:	2b01      	cmp	r3, #1
 800296a:	f000 8114 	beq.w	8002b96 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00b      	beq.n	8002990 <HAL_I2C_EV_IRQHandler+0x90>
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800297e:	2b00      	cmp	r3, #0
 8002980:	d006      	beq.n	8002990 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f001 fc4e 	bl	8004224 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fd4e 	bl	800342a <I2C_Master_SB>
 800298e:	e083      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d008      	beq.n	80029ac <HAL_I2C_EV_IRQHandler+0xac>
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d003      	beq.n	80029ac <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 fdc5 	bl	8003534 <I2C_Master_ADD10>
 80029aa:	e075      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d008      	beq.n	80029c8 <HAL_I2C_EV_IRQHandler+0xc8>
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 fde0 	bl	8003586 <I2C_Master_ADDR>
 80029c6:	e067      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d036      	beq.n	8002a40 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029e0:	f000 80db 	beq.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00d      	beq.n	8002a0a <HAL_I2C_EV_IRQHandler+0x10a>
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <HAL_I2C_EV_IRQHandler+0x10a>
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f003 0304 	and.w	r3, r3, #4
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d103      	bne.n	8002a0a <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f9c2 	bl	8002d8c <I2C_MasterTransmit_TXE>
 8002a08:	e046      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 80c2 	beq.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 80bc 	beq.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002a22:	7bbb      	ldrb	r3, [r7, #14]
 8002a24:	2b21      	cmp	r3, #33	; 0x21
 8002a26:	d103      	bne.n	8002a30 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 fa4b 	bl	8002ec4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a2e:	e0b4      	b.n	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	2b40      	cmp	r3, #64	; 0x40
 8002a34:	f040 80b1 	bne.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 fab9 	bl	8002fb0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a3e:	e0ac      	b.n	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a4e:	f000 80a4 	beq.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00d      	beq.n	8002a78 <HAL_I2C_EV_IRQHandler+0x178>
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d008      	beq.n	8002a78 <HAL_I2C_EV_IRQHandler+0x178>
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d103      	bne.n	8002a78 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fb35 	bl	80030e0 <I2C_MasterReceive_RXNE>
 8002a76:	e00f      	b.n	8002a98 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f003 0304 	and.w	r3, r3, #4
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 808b 	beq.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8085 	beq.w	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f000 fbe0 	bl	8003256 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a96:	e080      	b.n	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
 8002a98:	e07f      	b.n	8002b9a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d004      	beq.n	8002aac <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	61fb      	str	r3, [r7, #28]
 8002aaa:	e007      	b.n	8002abc <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d011      	beq.n	8002aea <HAL_I2C_EV_IRQHandler+0x1ea>
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00c      	beq.n	8002aea <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d003      	beq.n	8002ae0 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002ae0:	69b9      	ldr	r1, [r7, #24]
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 ffa6 	bl	8003a34 <I2C_Slave_ADDR>
 8002ae8:	e05a      	b.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	f003 0310 	and.w	r3, r3, #16
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d008      	beq.n	8002b06 <HAL_I2C_EV_IRQHandler+0x206>
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 ffe0 	bl	8003ac4 <I2C_Slave_STOPF>
 8002b04:	e04c      	b.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002b06:	7bbb      	ldrb	r3, [r7, #14]
 8002b08:	2b21      	cmp	r3, #33	; 0x21
 8002b0a:	d002      	beq.n	8002b12 <HAL_I2C_EV_IRQHandler+0x212>
 8002b0c:	7bbb      	ldrb	r3, [r7, #14]
 8002b0e:	2b29      	cmp	r3, #41	; 0x29
 8002b10:	d120      	bne.n	8002b54 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00d      	beq.n	8002b38 <HAL_I2C_EV_IRQHandler+0x238>
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d008      	beq.n	8002b38 <HAL_I2C_EV_IRQHandler+0x238>
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d103      	bne.n	8002b38 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fec3 	bl	80038bc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b36:	e032      	b.n	8002b9e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d02d      	beq.n	8002b9e <HAL_I2C_EV_IRQHandler+0x29e>
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d028      	beq.n	8002b9e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 fef2 	bl	8003936 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b52:	e024      	b.n	8002b9e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00d      	beq.n	8002b7a <HAL_I2C_EV_IRQHandler+0x27a>
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d008      	beq.n	8002b7a <HAL_I2C_EV_IRQHandler+0x27a>
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d103      	bne.n	8002b7a <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 feff 	bl	8003976 <I2C_SlaveReceive_RXNE>
 8002b78:	e012      	b.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00d      	beq.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d008      	beq.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 ff2f 	bl	80039f2 <I2C_SlaveReceive_BTF>
 8002b94:	e004      	b.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8002b96:	bf00      	nop
 8002b98:	e002      	b.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b9a:	bf00      	nop
 8002b9c:	e000      	b.n	8002ba0 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b9e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002ba0:	3720      	adds	r7, #32
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b08a      	sub	sp, #40	; 0x28
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bc8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d015      	beq.n	8002c00 <HAL_I2C_ER_IRQHandler+0x5a>
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d010      	beq.n	8002c00 <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002bee:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bfe:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00d      	beq.n	8002c26 <HAL_I2C_ER_IRQHandler+0x80>
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d008      	beq.n	8002c26 <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	f043 0302 	orr.w	r3, r3, #2
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002c24:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c26:	6a3b      	ldr	r3, [r7, #32]
 8002c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d03e      	beq.n	8002cae <HAL_I2C_ER_IRQHandler+0x108>
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d039      	beq.n	8002cae <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 8002c3a:	7efb      	ldrb	r3, [r7, #27]
 8002c3c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c4c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002c54:	7ebb      	ldrb	r3, [r7, #26]
 8002c56:	2b20      	cmp	r3, #32
 8002c58:	d112      	bne.n	8002c80 <HAL_I2C_ER_IRQHandler+0xda>
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d10f      	bne.n	8002c80 <HAL_I2C_ER_IRQHandler+0xda>
 8002c60:	7cfb      	ldrb	r3, [r7, #19]
 8002c62:	2b21      	cmp	r3, #33	; 0x21
 8002c64:	d008      	beq.n	8002c78 <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002c66:	7cfb      	ldrb	r3, [r7, #19]
 8002c68:	2b29      	cmp	r3, #41	; 0x29
 8002c6a:	d005      	beq.n	8002c78 <HAL_I2C_ER_IRQHandler+0xd2>
 8002c6c:	7cfb      	ldrb	r3, [r7, #19]
 8002c6e:	2b28      	cmp	r3, #40	; 0x28
 8002c70:	d106      	bne.n	8002c80 <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2b21      	cmp	r3, #33	; 0x21
 8002c76:	d103      	bne.n	8002c80 <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f001 f853 	bl	8003d24 <I2C_Slave_AF>
 8002c7e:	e016      	b.n	8002cae <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c88:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002c92:	7efb      	ldrb	r3, [r7, #27]
 8002c94:	2b10      	cmp	r3, #16
 8002c96:	d002      	beq.n	8002c9e <HAL_I2C_ER_IRQHandler+0xf8>
 8002c98:	7efb      	ldrb	r3, [r7, #27]
 8002c9a:	2b40      	cmp	r3, #64	; 0x40
 8002c9c:	d107      	bne.n	8002cae <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00d      	beq.n	8002cd4 <HAL_I2C_ER_IRQHandler+0x12e>
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d008      	beq.n	8002cd4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	f043 0308 	orr.w	r3, r3, #8
 8002cc8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002cd2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d008      	beq.n	8002cec <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f001 f890 	bl	8003e0c <I2C_ITError>
  }
}
 8002cec:	bf00      	nop
 8002cee:	3728      	adds	r7, #40	; 0x28
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr

08002d06 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr

08002d18 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	70fb      	strb	r3, [r7, #3]
 8002d24:	4613      	mov	r3, r2
 8002d26:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr

08002d32 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr

08002d56 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr

08002d7a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d9a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002da2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d150      	bne.n	8002e54 <I2C_MasterTransmit_TXE+0xc8>
 8002db2:	7bfb      	ldrb	r3, [r7, #15]
 8002db4:	2b21      	cmp	r3, #33	; 0x21
 8002db6:	d14d      	bne.n	8002e54 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b08      	cmp	r3, #8
 8002dbc:	d01d      	beq.n	8002dfa <I2C_MasterTransmit_TXE+0x6e>
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b20      	cmp	r3, #32
 8002dc2:	d01a      	beq.n	8002dfa <I2C_MasterTransmit_TXE+0x6e>
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002dca:	d016      	beq.n	8002dfa <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002dda:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2211      	movs	r2, #17
 8002de0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2220      	movs	r2, #32
 8002dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7fd fe72 	bl	8000adc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002df8:	e060      	b.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002e08:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e18:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b40      	cmp	r3, #64	; 0x40
 8002e32:	d107      	bne.n	8002e44 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f7ff ff81 	bl	8002d44 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e42:	e03b      	b.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7fd fe45 	bl	8000adc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e52:	e033      	b.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
 8002e56:	2b21      	cmp	r3, #33	; 0x21
 8002e58:	d005      	beq.n	8002e66 <I2C_MasterTransmit_TXE+0xda>
 8002e5a:	7bbb      	ldrb	r3, [r7, #14]
 8002e5c:	2b40      	cmp	r3, #64	; 0x40
 8002e5e:	d12d      	bne.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	2b22      	cmp	r3, #34	; 0x22
 8002e64:	d12a      	bne.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d108      	bne.n	8002e82 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e7e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002e80:	e01c      	b.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b40      	cmp	r3, #64	; 0x40
 8002e8c:	d103      	bne.n	8002e96 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f88e 	bl	8002fb0 <I2C_MemoryTransmit_TXE_BTF>
}
 8002e94:	e012      	b.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	781a      	ldrb	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	1c5a      	adds	r2, r3, #1
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002eba:	e7ff      	b.n	8002ebc <I2C_MasterTransmit_TXE+0x130>
 8002ebc:	bf00      	nop
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b21      	cmp	r3, #33	; 0x21
 8002edc:	d164      	bne.n	8002fa8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d012      	beq.n	8002f0e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eec:	781a      	ldrb	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	1c5a      	adds	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002f0c:	e04c      	b.n	8002fa8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2b08      	cmp	r3, #8
 8002f12:	d01d      	beq.n	8002f50 <I2C_MasterTransmit_BTF+0x8c>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2b20      	cmp	r3, #32
 8002f18:	d01a      	beq.n	8002f50 <I2C_MasterTransmit_BTF+0x8c>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f20:	d016      	beq.n	8002f50 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f30:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2211      	movs	r2, #17
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2220      	movs	r2, #32
 8002f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7fd fdc7 	bl	8000adc <HAL_I2C_MasterTxCpltCallback>
}
 8002f4e:	e02b      	b.n	8002fa8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f5e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f6e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b40      	cmp	r3, #64	; 0x40
 8002f88:	d107      	bne.n	8002f9a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff fed6 	bl	8002d44 <HAL_I2C_MemTxCpltCallback>
}
 8002f98:	e006      	b.n	8002fa8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7fd fd9a 	bl	8000adc <HAL_I2C_MasterTxCpltCallback>
}
 8002fa8:	bf00      	nop
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fbe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d11d      	bne.n	8003004 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d10b      	bne.n	8002fe8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fe0:	1c9a      	adds	r2, r3, #2
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002fe6:	e077      	b.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	121b      	asrs	r3, r3, #8
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003002:	e069      	b.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003008:	2b01      	cmp	r3, #1
 800300a:	d10b      	bne.n	8003024 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003010:	b2da      	uxtb	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003022:	e059      	b.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003028:	2b02      	cmp	r3, #2
 800302a:	d152      	bne.n	80030d2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800302c:	7bfb      	ldrb	r3, [r7, #15]
 800302e:	2b22      	cmp	r3, #34	; 0x22
 8003030:	d10d      	bne.n	800304e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003040:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003046:	1c5a      	adds	r2, r3, #1
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800304c:	e044      	b.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003052:	b29b      	uxth	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	d015      	beq.n	8003084 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	2b21      	cmp	r3, #33	; 0x21
 800305c:	d112      	bne.n	8003084 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	781a      	ldrb	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306e:	1c5a      	adds	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003078:	b29b      	uxth	r3, r3
 800307a:	3b01      	subs	r3, #1
 800307c:	b29a      	uxth	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003082:	e029      	b.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003088:	b29b      	uxth	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d124      	bne.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	2b21      	cmp	r3, #33	; 0x21
 8003092:	d121      	bne.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030a2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2220      	movs	r2, #32
 80030be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7ff fe3a 	bl	8002d44 <HAL_I2C_MemTxCpltCallback>
}
 80030d0:	e002      	b.n	80030d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff fab8 	bl	8002648 <I2C_Flush_DR>
}
 80030d8:	bf00      	nop
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b22      	cmp	r3, #34	; 0x22
 80030f2:	f040 80ac 	bne.w	800324e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2b03      	cmp	r3, #3
 8003102:	d921      	bls.n	8003148 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	691a      	ldr	r2, [r3, #16]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310e:	b2d2      	uxtb	r2, r2
 8003110:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	1c5a      	adds	r2, r3, #1
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	3b01      	subs	r3, #1
 8003124:	b29a      	uxth	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b03      	cmp	r3, #3
 8003132:	f040 808c 	bne.w	800324e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003144:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003146:	e082      	b.n	800324e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314c:	2b02      	cmp	r3, #2
 800314e:	d075      	beq.n	800323c <I2C_MasterReceive_RXNE+0x15c>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d002      	beq.n	800315c <I2C_MasterReceive_RXNE+0x7c>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d16f      	bne.n	800323c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f001 f82f 	bl	80041c0 <I2C_WaitOnSTOPRequestThroughIT>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d142      	bne.n	80031ee <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003176:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003186:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691a      	ldr	r2, [r3, #16]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	1c5a      	adds	r2, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2220      	movs	r2, #32
 80031b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b40      	cmp	r3, #64	; 0x40
 80031c0:	d10a      	bne.n	80031d8 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fdc0 	bl	8002d56 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031d6:	e03a      	b.n	800324e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2212      	movs	r2, #18
 80031e4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7fd fc8a 	bl	8000b00 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031ec:	e02f      	b.n	800324e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031fc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	b2d2      	uxtb	r2, r2
 800320a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	1c5a      	adds	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800321a:	b29b      	uxth	r3, r3
 800321c:	3b01      	subs	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f7ff fd97 	bl	8002d68 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800323a:	e008      	b.n	800324e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800324a:	605a      	str	r2, [r3, #4]
}
 800324c:	e7ff      	b.n	800324e <I2C_MasterReceive_RXNE+0x16e>
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003262:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	2b04      	cmp	r3, #4
 800326c:	d11b      	bne.n	80032a6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800327c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	691a      	ldr	r2, [r3, #16]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800329a:	b29b      	uxth	r3, r3
 800329c:	3b01      	subs	r3, #1
 800329e:	b29a      	uxth	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80032a4:	e0bd      	b.n	8003422 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d129      	bne.n	8003304 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032be:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d00a      	beq.n	80032dc <I2C_MasterReceive_BTF+0x86>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d007      	beq.n	80032dc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032da:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003302:	e08e      	b.n	8003422 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d176      	bne.n	80033fc <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d002      	beq.n	800331a <I2C_MasterReceive_BTF+0xc4>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2b10      	cmp	r3, #16
 8003318:	d108      	bne.n	800332c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	e019      	b.n	8003360 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2b04      	cmp	r3, #4
 8003330:	d002      	beq.n	8003338 <I2C_MasterReceive_BTF+0xe2>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d108      	bne.n	800334a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	e00a      	b.n	8003360 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b10      	cmp	r3, #16
 800334e:	d007      	beq.n	8003360 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800335e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691a      	ldr	r2, [r3, #16]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	b2d2      	uxtb	r2, r2
 800336c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003372:	1c5a      	adds	r2, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800337c:	b29b      	uxth	r3, r3
 800337e:	3b01      	subs	r3, #1
 8003380:	b29a      	uxth	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	691a      	ldr	r2, [r3, #16]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80033ba:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b40      	cmp	r3, #64	; 0x40
 80033ce:	d10a      	bne.n	80033e6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff fcb9 	bl	8002d56 <HAL_I2C_MemRxCpltCallback>
}
 80033e4:	e01d      	b.n	8003422 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2212      	movs	r2, #18
 80033f2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f7fd fb83 	bl	8000b00 <HAL_I2C_MasterRxCpltCallback>
}
 80033fa:	e012      	b.n	8003422 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	691a      	ldr	r2, [r3, #16]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003418:	b29b      	uxth	r3, r3
 800341a:	3b01      	subs	r3, #1
 800341c:	b29a      	uxth	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800342a:	b480      	push	{r7}
 800342c:	b083      	sub	sp, #12
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b40      	cmp	r3, #64	; 0x40
 800343c:	d117      	bne.n	800346e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003442:	2b00      	cmp	r3, #0
 8003444:	d109      	bne.n	800345a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344a:	b2db      	uxtb	r3, r3
 800344c:	461a      	mov	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003456:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003458:	e067      	b.n	800352a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	b2db      	uxtb	r3, r3
 8003460:	f043 0301 	orr.w	r3, r3, #1
 8003464:	b2da      	uxtb	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	611a      	str	r2, [r3, #16]
}
 800346c:	e05d      	b.n	800352a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003476:	d133      	bne.n	80034e0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b21      	cmp	r3, #33	; 0x21
 8003482:	d109      	bne.n	8003498 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003488:	b2db      	uxtb	r3, r3
 800348a:	461a      	mov	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003494:	611a      	str	r2, [r3, #16]
 8003496:	e008      	b.n	80034aa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349c:	b2db      	uxtb	r3, r3
 800349e:	f043 0301 	orr.w	r3, r3, #1
 80034a2:	b2da      	uxtb	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d004      	beq.n	80034bc <I2C_Master_SB+0x92>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d108      	bne.n	80034ce <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d032      	beq.n	800352a <I2C_Master_SB+0x100>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d02d      	beq.n	800352a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034dc:	605a      	str	r2, [r3, #4]
}
 80034de:	e024      	b.n	800352a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10e      	bne.n	8003506 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	11db      	asrs	r3, r3, #7
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	f003 0306 	and.w	r3, r3, #6
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	f063 030f 	orn	r3, r3, #15
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	611a      	str	r2, [r3, #16]
}
 8003504:	e011      	b.n	800352a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800350a:	2b01      	cmp	r3, #1
 800350c:	d10d      	bne.n	800352a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003512:	b29b      	uxth	r3, r3
 8003514:	11db      	asrs	r3, r3, #7
 8003516:	b2db      	uxtb	r3, r3
 8003518:	f003 0306 	and.w	r3, r3, #6
 800351c:	b2db      	uxtb	r3, r3
 800351e:	f063 030e 	orn	r3, r3, #14
 8003522:	b2da      	uxtb	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	611a      	str	r2, [r3, #16]
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003540:	b2da      	uxtb	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800354c:	2b00      	cmp	r3, #0
 800354e:	d004      	beq.n	800355a <I2C_Master_ADD10+0x26>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003556:	2b00      	cmp	r3, #0
 8003558:	d108      	bne.n	800356c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00c      	beq.n	800357c <I2C_Master_ADD10+0x48>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003568:	2b00      	cmp	r3, #0
 800356a:	d007      	beq.n	800357c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357a:	605a      	str	r2, [r3, #4]
  }
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	bc80      	pop	{r7}
 8003584:	4770      	bx	lr

08003586 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003586:	b480      	push	{r7}
 8003588:	b091      	sub	sp, #68	; 0x44
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003594:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	2b22      	cmp	r3, #34	; 0x22
 80035ae:	f040 8174 	bne.w	800389a <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10f      	bne.n	80035da <I2C_Master_ADDR+0x54>
 80035ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80035be:	2b40      	cmp	r3, #64	; 0x40
 80035c0:	d10b      	bne.n	80035da <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035c2:	2300      	movs	r3, #0
 80035c4:	633b      	str	r3, [r7, #48]	; 0x30
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	633b      	str	r3, [r7, #48]	; 0x30
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	633b      	str	r3, [r7, #48]	; 0x30
 80035d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d8:	e16b      	b.n	80038b2 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d11d      	bne.n	800361e <I2C_Master_ADDR+0x98>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80035ea:	d118      	bne.n	800361e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ec:	2300      	movs	r3, #0
 80035ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003600:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003610:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003616:	1c5a      	adds	r2, r3, #1
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	651a      	str	r2, [r3, #80]	; 0x50
 800361c:	e149      	b.n	80038b2 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	d113      	bne.n	8003650 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003628:	2300      	movs	r3, #0
 800362a:	62bb      	str	r3, [r7, #40]	; 0x28
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	62bb      	str	r3, [r7, #40]	; 0x28
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	62bb      	str	r3, [r7, #40]	; 0x28
 800363c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	e120      	b.n	8003892 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	2b01      	cmp	r3, #1
 8003658:	f040 808a 	bne.w	8003770 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800365c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800365e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003662:	d137      	bne.n	80036d4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003672:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800367e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003682:	d113      	bne.n	80036ac <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003692:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003694:	2300      	movs	r3, #0
 8003696:	627b      	str	r3, [r7, #36]	; 0x24
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	627b      	str	r3, [r7, #36]	; 0x24
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
 80036a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036aa:	e0f2      	b.n	8003892 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ac:	2300      	movs	r3, #0
 80036ae:	623b      	str	r3, [r7, #32]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	623b      	str	r3, [r7, #32]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	623b      	str	r3, [r7, #32]
 80036c0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	e0de      	b.n	8003892 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80036d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d02e      	beq.n	8003738 <I2C_Master_ADDR+0x1b2>
 80036da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036dc:	2b20      	cmp	r3, #32
 80036de:	d02b      	beq.n	8003738 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80036e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e2:	2b12      	cmp	r3, #18
 80036e4:	d102      	bne.n	80036ec <I2C_Master_ADDR+0x166>
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d125      	bne.n	8003738 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80036ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	d00e      	beq.n	8003710 <I2C_Master_ADDR+0x18a>
 80036f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d00b      	beq.n	8003710 <I2C_Master_ADDR+0x18a>
 80036f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036fa:	2b10      	cmp	r3, #16
 80036fc:	d008      	beq.n	8003710 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	e007      	b.n	8003720 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800371e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003720:	2300      	movs	r3, #0
 8003722:	61fb      	str	r3, [r7, #28]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	61fb      	str	r3, [r7, #28]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	61fb      	str	r3, [r7, #28]
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	e0ac      	b.n	8003892 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003746:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003748:	2300      	movs	r3, #0
 800374a:	61bb      	str	r3, [r7, #24]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	61bb      	str	r3, [r7, #24]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	e090      	b.n	8003892 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d158      	bne.n	800382c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800377a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377c:	2b04      	cmp	r3, #4
 800377e:	d021      	beq.n	80037c4 <I2C_Master_ADDR+0x23e>
 8003780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003782:	2b02      	cmp	r3, #2
 8003784:	d01e      	beq.n	80037c4 <I2C_Master_ADDR+0x23e>
 8003786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003788:	2b10      	cmp	r3, #16
 800378a:	d01b      	beq.n	80037c4 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800379a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800379c:	2300      	movs	r3, #0
 800379e:	617b      	str	r3, [r7, #20]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	617b      	str	r3, [r7, #20]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	617b      	str	r3, [r7, #20]
 80037b0:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	e012      	b.n	80037ea <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037d2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037d4:	2300      	movs	r3, #0
 80037d6:	613b      	str	r3, [r7, #16]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037f8:	d14b      	bne.n	8003892 <I2C_Master_ADDR+0x30c>
 80037fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003800:	d00b      	beq.n	800381a <I2C_Master_ADDR+0x294>
 8003802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003804:	2b01      	cmp	r3, #1
 8003806:	d008      	beq.n	800381a <I2C_Master_ADDR+0x294>
 8003808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800380a:	2b08      	cmp	r3, #8
 800380c:	d005      	beq.n	800381a <I2C_Master_ADDR+0x294>
 800380e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003810:	2b10      	cmp	r3, #16
 8003812:	d002      	beq.n	800381a <I2C_Master_ADDR+0x294>
 8003814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003816:	2b20      	cmp	r3, #32
 8003818:	d13b      	bne.n	8003892 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	e032      	b.n	8003892 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800383a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800384a:	d117      	bne.n	800387c <I2C_Master_ADDR+0x2f6>
 800384c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800384e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003852:	d00b      	beq.n	800386c <I2C_Master_ADDR+0x2e6>
 8003854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003856:	2b01      	cmp	r3, #1
 8003858:	d008      	beq.n	800386c <I2C_Master_ADDR+0x2e6>
 800385a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800385c:	2b08      	cmp	r3, #8
 800385e:	d005      	beq.n	800386c <I2C_Master_ADDR+0x2e6>
 8003860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003862:	2b10      	cmp	r3, #16
 8003864:	d002      	beq.n	800386c <I2C_Master_ADDR+0x2e6>
 8003866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003868:	2b20      	cmp	r3, #32
 800386a:	d107      	bne.n	800387c <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800387a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800387c:	2300      	movs	r3, #0
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003898:	e00b      	b.n	80038b2 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389a:	2300      	movs	r3, #0
 800389c:	60bb      	str	r3, [r7, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	60bb      	str	r3, [r7, #8]
 80038ae:	68bb      	ldr	r3, [r7, #8]
}
 80038b0:	e7ff      	b.n	80038b2 <I2C_Master_ADDR+0x32c>
 80038b2:	bf00      	nop
 80038b4:	3744      	adds	r7, #68	; 0x44
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bc80      	pop	{r7}
 80038ba:	4770      	bx	lr

080038bc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d02b      	beq.n	800392e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	781a      	ldrb	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	d114      	bne.n	800392e <I2C_SlaveTransmit_TXE+0x72>
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	2b29      	cmp	r3, #41	; 0x29
 8003908:	d111      	bne.n	800392e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003918:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2221      	movs	r2, #33	; 0x21
 800391e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2228      	movs	r2, #40	; 0x28
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f7ff f9e3 	bl	8002cf4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800392e:	bf00      	nop
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003942:	b29b      	uxth	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d011      	beq.n	800396c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	781a      	ldrb	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003962:	b29b      	uxth	r3, r3
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr

08003976 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003984:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398a:	b29b      	uxth	r3, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	d02c      	beq.n	80039ea <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	691a      	ldr	r2, [r3, #16]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399a:	b2d2      	uxtb	r2, r2
 800399c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a2:	1c5a      	adds	r2, r3, #1
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	3b01      	subs	r3, #1
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d114      	bne.n	80039ea <I2C_SlaveReceive_RXNE+0x74>
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	2b2a      	cmp	r3, #42	; 0x2a
 80039c4:	d111      	bne.n	80039ea <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039d4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2222      	movs	r2, #34	; 0x22
 80039da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2228      	movs	r2, #40	; 0x28
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f7ff f98e 	bl	8002d06 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d012      	beq.n	8003a2a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	691a      	ldr	r2, [r3, #16]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a16:	1c5a      	adds	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	3b01      	subs	r3, #1
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr

08003a34 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003a4e:	2b28      	cmp	r3, #40	; 0x28
 8003a50:	d125      	bne.n	8003a9e <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a60:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d103      	bne.n	8003a82 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	81bb      	strh	r3, [r7, #12]
 8003a80:	e002      	b.n	8003a88 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003a90:	89ba      	ldrh	r2, [r7, #12]
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	4619      	mov	r1, r3
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff f93e 	bl	8002d18 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003a9c:	e00e      	b.n	8003abc <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003abc:	bf00      	nop
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60bb      	str	r3, [r7, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0201 	orr.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b10:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b20:	d172      	bne.n	8003c08 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b22      	cmp	r3, #34	; 0x22
 8003b26:	d002      	beq.n	8003b2e <I2C_Slave_STOPF+0x6a>
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8003b2c:	d135      	bne.n	8003b9a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	f043 0204 	orr.w	r2, r3, #4
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b60:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe fa54 	bl	8002014 <HAL_DMA_GetState>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d049      	beq.n	8003c06 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b76:	4a69      	ldr	r2, [pc, #420]	; (8003d1c <I2C_Slave_STOPF+0x258>)
 8003b78:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe f8ca 	bl	8001d18 <HAL_DMA_Abort_IT>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d03d      	beq.n	8003c06 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b94:	4610      	mov	r0, r2
 8003b96:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b98:	e035      	b.n	8003c06 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	f043 0204 	orr.w	r2, r3, #4
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bcc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe fa1e 	bl	8002014 <HAL_DMA_GetState>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d014      	beq.n	8003c08 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be2:	4a4e      	ldr	r2, [pc, #312]	; (8003d1c <I2C_Slave_STOPF+0x258>)
 8003be4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fe f894 	bl	8001d18 <HAL_DMA_Abort_IT>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d008      	beq.n	8003c08 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c00:	4610      	mov	r0, r2
 8003c02:	4798      	blx	r3
 8003c04:	e000      	b.n	8003c08 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c06:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d03e      	beq.n	8003c90 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b04      	cmp	r3, #4
 8003c1e:	d112      	bne.n	8003c46 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	691a      	ldr	r2, [r3, #16]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	1c5a      	adds	r2, r3, #1
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c50:	2b40      	cmp	r3, #64	; 0x40
 8003c52:	d112      	bne.n	8003c7a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d005      	beq.n	8003c90 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	f043 0204 	orr.w	r2, r3, #4
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f8b7 	bl	8003e0c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003c9e:	e039      	b.n	8003d14 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ca4:	d109      	bne.n	8003cba <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2228      	movs	r2, #40	; 0x28
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7ff f826 	bl	8002d06 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b28      	cmp	r3, #40	; 0x28
 8003cc4:	d111      	bne.n	8003cea <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a15      	ldr	r2, [pc, #84]	; (8003d20 <I2C_Slave_STOPF+0x25c>)
 8003cca:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7ff f825 	bl	8002d32 <HAL_I2C_ListenCpltCallback>
}
 8003ce8:	e014      	b.n	8003d14 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cee:	2b22      	cmp	r3, #34	; 0x22
 8003cf0:	d002      	beq.n	8003cf8 <I2C_Slave_STOPF+0x234>
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
 8003cf4:	2b22      	cmp	r3, #34	; 0x22
 8003cf6:	d10d      	bne.n	8003d14 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7fe fff9 	bl	8002d06 <HAL_I2C_SlaveRxCpltCallback>
}
 8003d14:	bf00      	nop
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	08004071 	.word	0x08004071
 8003d20:	ffff0000 	.word	0xffff0000

08003d24 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d32:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d002      	beq.n	8003d46 <I2C_Slave_AF+0x22>
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d129      	bne.n	8003d9a <I2C_Slave_AF+0x76>
 8003d46:	7bfb      	ldrb	r3, [r7, #15]
 8003d48:	2b28      	cmp	r3, #40	; 0x28
 8003d4a:	d126      	bne.n	8003d9a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a2e      	ldr	r2, [pc, #184]	; (8003e08 <I2C_Slave_AF+0xe4>)
 8003d50:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d60:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d6a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d7a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2220      	movs	r2, #32
 8003d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7fe ffcd 	bl	8002d32 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003d98:	e031      	b.n	8003dfe <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
 8003d9c:	2b21      	cmp	r3, #33	; 0x21
 8003d9e:	d129      	bne.n	8003df4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a19      	ldr	r2, [pc, #100]	; (8003e08 <I2C_Slave_AF+0xe4>)
 8003da4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2221      	movs	r2, #33	; 0x21
 8003daa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2220      	movs	r2, #32
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003dca:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003dd4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003de4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7fe fc2e 	bl	8002648 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7fe ff81 	bl	8002cf4 <HAL_I2C_SlaveTxCpltCallback>
}
 8003df2:	e004      	b.n	8003dfe <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003dfc:	615a      	str	r2, [r3, #20]
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	ffff0000 	.word	0xffff0000

08003e0c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e1a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e22:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003e24:	7bbb      	ldrb	r3, [r7, #14]
 8003e26:	2b10      	cmp	r3, #16
 8003e28:	d002      	beq.n	8003e30 <I2C_ITError+0x24>
 8003e2a:	7bbb      	ldrb	r3, [r7, #14]
 8003e2c:	2b40      	cmp	r3, #64	; 0x40
 8003e2e:	d10a      	bne.n	8003e46 <I2C_ITError+0x3a>
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	2b22      	cmp	r3, #34	; 0x22
 8003e34:	d107      	bne.n	8003e46 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e44:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e46:	7bfb      	ldrb	r3, [r7, #15]
 8003e48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003e4c:	2b28      	cmp	r3, #40	; 0x28
 8003e4e:	d107      	bne.n	8003e60 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2228      	movs	r2, #40	; 0x28
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003e5e:	e015      	b.n	8003e8c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e6e:	d00a      	beq.n	8003e86 <I2C_ITError+0x7a>
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b60      	cmp	r3, #96	; 0x60
 8003e74:	d007      	beq.n	8003e86 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e9a:	d162      	bne.n	8003f62 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003eaa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eb0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d020      	beq.n	8003efc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ebe:	4a6a      	ldr	r2, [pc, #424]	; (8004068 <I2C_ITError+0x25c>)
 8003ec0:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fd ff26 	bl	8001d18 <HAL_DMA_Abort_IT>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 8089 	beq.w	8003fe6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	4798      	blx	r3
 8003efa:	e074      	b.n	8003fe6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f00:	4a59      	ldr	r2, [pc, #356]	; (8004068 <I2C_ITError+0x25c>)
 8003f02:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fd ff05 	bl	8001d18 <HAL_DMA_Abort_IT>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d068      	beq.n	8003fe6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f1e:	2b40      	cmp	r3, #64	; 0x40
 8003f20:	d10b      	bne.n	8003f3a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0201 	bic.w	r2, r2, #1
 8003f48:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	4798      	blx	r3
 8003f60:	e041      	b.n	8003fe6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b60      	cmp	r3, #96	; 0x60
 8003f6c:	d125      	bne.n	8003fba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f86:	2b40      	cmp	r3, #64	; 0x40
 8003f88:	d10b      	bne.n	8003fa2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691a      	ldr	r2, [r3, #16]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0201 	bic.w	r2, r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fe fee1 	bl	8002d7a <HAL_I2C_AbortCpltCallback>
 8003fb8:	e015      	b.n	8003fe6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc4:	2b40      	cmp	r3, #64	; 0x40
 8003fc6:	d10b      	bne.n	8003fe0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691a      	ldr	r2, [r3, #16]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f7fe fec1 	bl	8002d68 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10e      	bne.n	8004014 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d109      	bne.n	8004014 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004006:	2b00      	cmp	r3, #0
 8004008:	d104      	bne.n	8004014 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004022:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800402a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b04      	cmp	r3, #4
 8004036:	d113      	bne.n	8004060 <I2C_ITError+0x254>
 8004038:	7bfb      	ldrb	r3, [r7, #15]
 800403a:	2b28      	cmp	r3, #40	; 0x28
 800403c:	d110      	bne.n	8004060 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a0a      	ldr	r2, [pc, #40]	; (800406c <I2C_ITError+0x260>)
 8004042:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fe fe69 	bl	8002d32 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004060:	bf00      	nop
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	08004071 	.word	0x08004071
 800406c:	ffff0000 	.word	0xffff0000

08004070 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004078:	2300      	movs	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004088:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800408a:	4b4b      	ldr	r3, [pc, #300]	; (80041b8 <I2C_DMAAbort+0x148>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	08db      	lsrs	r3, r3, #3
 8004090:	4a4a      	ldr	r2, [pc, #296]	; (80041bc <I2C_DMAAbort+0x14c>)
 8004092:	fba2 2303 	umull	r2, r3, r2, r3
 8004096:	0a1a      	lsrs	r2, r3, #8
 8004098:	4613      	mov	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	00da      	lsls	r2, r3, #3
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d106      	bne.n	80040b8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	f043 0220 	orr.w	r2, r3, #32
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80040b6:	e00a      	b.n	80040ce <I2C_DMAAbort+0x5e>
    }
    count--;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	3b01      	subs	r3, #1
 80040bc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040cc:	d0ea      	beq.n	80040a4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040da:	2200      	movs	r2, #0
 80040dc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ea:	2200      	movs	r2, #0
 80040ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040fc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2200      	movs	r2, #0
 8004102:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004110:	2200      	movs	r2, #0
 8004112:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004120:	2200      	movs	r2, #0
 8004122:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 0201 	bic.w	r2, r2, #1
 8004132:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b60      	cmp	r3, #96	; 0x60
 800413e:	d10e      	bne.n	800415e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	2220      	movs	r2, #32
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	2200      	movs	r2, #0
 8004154:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004156:	6978      	ldr	r0, [r7, #20]
 8004158:	f7fe fe0f 	bl	8002d7a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800415c:	e027      	b.n	80041ae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800415e:	7cfb      	ldrb	r3, [r7, #19]
 8004160:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004164:	2b28      	cmp	r3, #40	; 0x28
 8004166:	d117      	bne.n	8004198 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004186:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	2200      	movs	r2, #0
 800418c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2228      	movs	r2, #40	; 0x28
 8004192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004196:	e007      	b.n	80041a8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80041a8:	6978      	ldr	r0, [r7, #20]
 80041aa:	f7fe fddd 	bl	8002d68 <HAL_I2C_ErrorCallback>
}
 80041ae:	bf00      	nop
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20000008 	.word	0x20000008
 80041bc:	14f8b589 	.word	0x14f8b589

080041c0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80041cc:	4b13      	ldr	r3, [pc, #76]	; (800421c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	08db      	lsrs	r3, r3, #3
 80041d2:	4a13      	ldr	r2, [pc, #76]	; (8004220 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80041d4:	fba2 2303 	umull	r2, r3, r2, r3
 80041d8:	0a1a      	lsrs	r2, r3, #8
 80041da:	4613      	mov	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4413      	add	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	3b01      	subs	r3, #1
 80041e6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d107      	bne.n	80041fe <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	f043 0220 	orr.w	r2, r3, #32
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e008      	b.n	8004210 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800420c:	d0e9      	beq.n	80041e2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	bc80      	pop	{r7}
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	20000008 	.word	0x20000008
 8004220:	14f8b589 	.word	0x14f8b589

08004224 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004230:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004234:	d103      	bne.n	800423e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800423c:	e007      	b.n	800424e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004242:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004246:	d102      	bne.n	800424e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2208      	movs	r2, #8
 800424c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr

08004258 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e272      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	f000 8087 	beq.w	8004386 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004278:	4b92      	ldr	r3, [pc, #584]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b04      	cmp	r3, #4
 8004282:	d00c      	beq.n	800429e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004284:	4b8f      	ldr	r3, [pc, #572]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f003 030c 	and.w	r3, r3, #12
 800428c:	2b08      	cmp	r3, #8
 800428e:	d112      	bne.n	80042b6 <HAL_RCC_OscConfig+0x5e>
 8004290:	4b8c      	ldr	r3, [pc, #560]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800429c:	d10b      	bne.n	80042b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800429e:	4b89      	ldr	r3, [pc, #548]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d06c      	beq.n	8004384 <HAL_RCC_OscConfig+0x12c>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d168      	bne.n	8004384 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e24c      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042be:	d106      	bne.n	80042ce <HAL_RCC_OscConfig+0x76>
 80042c0:	4b80      	ldr	r3, [pc, #512]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a7f      	ldr	r2, [pc, #508]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	e02e      	b.n	800432c <HAL_RCC_OscConfig+0xd4>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10c      	bne.n	80042f0 <HAL_RCC_OscConfig+0x98>
 80042d6:	4b7b      	ldr	r3, [pc, #492]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a7a      	ldr	r2, [pc, #488]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042e0:	6013      	str	r3, [r2, #0]
 80042e2:	4b78      	ldr	r3, [pc, #480]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a77      	ldr	r2, [pc, #476]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <HAL_RCC_OscConfig+0xd4>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0xbc>
 80042fa:	4b72      	ldr	r3, [pc, #456]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a71      	ldr	r2, [pc, #452]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b6f      	ldr	r3, [pc, #444]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a6e      	ldr	r2, [pc, #440]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0xd4>
 8004314:	4b6b      	ldr	r3, [pc, #428]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a6a      	ldr	r2, [pc, #424]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 800431a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b68      	ldr	r3, [pc, #416]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a67      	ldr	r2, [pc, #412]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004334:	f7fc fea4 	bl	8001080 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800433c:	f7fc fea0 	bl	8001080 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	; 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e200      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b5d      	ldr	r3, [pc, #372]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0xe4>
 800435a:	e014      	b.n	8004386 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7fc fe90 	bl	8001080 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7fc fe8c 	bl	8001080 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e1ec      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	4b53      	ldr	r3, [pc, #332]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x10c>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d063      	beq.n	800445a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004392:	4b4c      	ldr	r3, [pc, #304]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800439e:	4b49      	ldr	r3, [pc, #292]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 030c 	and.w	r3, r3, #12
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x18c>
 80043aa:	4b46      	ldr	r3, [pc, #280]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b43      	ldr	r3, [pc, #268]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x176>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1c0      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b3d      	ldr	r3, [pc, #244]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4939      	ldr	r1, [pc, #228]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e03a      	b.n	800445a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d020      	beq.n	800442e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b36      	ldr	r3, [pc, #216]	; (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f2:	f7fc fe45 	bl	8001080 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043fa:	f7fc fe41 	bl	8001080 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e1a1      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440c:	4b2d      	ldr	r3, [pc, #180]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004418:	4b2a      	ldr	r3, [pc, #168]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	4927      	ldr	r1, [pc, #156]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004428:	4313      	orrs	r3, r2
 800442a:	600b      	str	r3, [r1, #0]
 800442c:	e015      	b.n	800445a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800442e:	4b26      	ldr	r3, [pc, #152]	; (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004434:	f7fc fe24 	bl	8001080 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443c:	f7fc fe20 	bl	8001080 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e180      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444e:	4b1d      	ldr	r3, [pc, #116]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d03a      	beq.n	80044dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d019      	beq.n	80044a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800446e:	4b17      	ldr	r3, [pc, #92]	; (80044cc <HAL_RCC_OscConfig+0x274>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004474:	f7fc fe04 	bl	8001080 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447c:	f7fc fe00 	bl	8001080 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e160      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448e:	4b0d      	ldr	r3, [pc, #52]	; (80044c4 <HAL_RCC_OscConfig+0x26c>)
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800449a:	2001      	movs	r0, #1
 800449c:	f000 face 	bl	8004a3c <RCC_Delay>
 80044a0:	e01c      	b.n	80044dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044a2:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <HAL_RCC_OscConfig+0x274>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a8:	f7fc fdea 	bl	8001080 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ae:	e00f      	b.n	80044d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044b0:	f7fc fde6 	bl	8001080 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d908      	bls.n	80044d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e146      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
 80044c2:	bf00      	nop
 80044c4:	40021000 	.word	0x40021000
 80044c8:	42420000 	.word	0x42420000
 80044cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d0:	4b92      	ldr	r3, [pc, #584]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1e9      	bne.n	80044b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 80a6 	beq.w	8004636 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ea:	2300      	movs	r3, #0
 80044ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ee:	4b8b      	ldr	r3, [pc, #556]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10d      	bne.n	8004516 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044fa:	4b88      	ldr	r3, [pc, #544]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	4a87      	ldr	r2, [pc, #540]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004504:	61d3      	str	r3, [r2, #28]
 8004506:	4b85      	ldr	r3, [pc, #532]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800450e:	60bb      	str	r3, [r7, #8]
 8004510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004512:	2301      	movs	r3, #1
 8004514:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004516:	4b82      	ldr	r3, [pc, #520]	; (8004720 <HAL_RCC_OscConfig+0x4c8>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451e:	2b00      	cmp	r3, #0
 8004520:	d118      	bne.n	8004554 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004522:	4b7f      	ldr	r3, [pc, #508]	; (8004720 <HAL_RCC_OscConfig+0x4c8>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a7e      	ldr	r2, [pc, #504]	; (8004720 <HAL_RCC_OscConfig+0x4c8>)
 8004528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800452c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452e:	f7fc fda7 	bl	8001080 <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004536:	f7fc fda3 	bl	8001080 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b64      	cmp	r3, #100	; 0x64
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e103      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004548:	4b75      	ldr	r3, [pc, #468]	; (8004720 <HAL_RCC_OscConfig+0x4c8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0f0      	beq.n	8004536 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d106      	bne.n	800456a <HAL_RCC_OscConfig+0x312>
 800455c:	4b6f      	ldr	r3, [pc, #444]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	4a6e      	ldr	r2, [pc, #440]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004562:	f043 0301 	orr.w	r3, r3, #1
 8004566:	6213      	str	r3, [r2, #32]
 8004568:	e02d      	b.n	80045c6 <HAL_RCC_OscConfig+0x36e>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10c      	bne.n	800458c <HAL_RCC_OscConfig+0x334>
 8004572:	4b6a      	ldr	r3, [pc, #424]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	4a69      	ldr	r2, [pc, #420]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	6213      	str	r3, [r2, #32]
 800457e:	4b67      	ldr	r3, [pc, #412]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	4a66      	ldr	r2, [pc, #408]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004584:	f023 0304 	bic.w	r3, r3, #4
 8004588:	6213      	str	r3, [r2, #32]
 800458a:	e01c      	b.n	80045c6 <HAL_RCC_OscConfig+0x36e>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	2b05      	cmp	r3, #5
 8004592:	d10c      	bne.n	80045ae <HAL_RCC_OscConfig+0x356>
 8004594:	4b61      	ldr	r3, [pc, #388]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	4a60      	ldr	r2, [pc, #384]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 800459a:	f043 0304 	orr.w	r3, r3, #4
 800459e:	6213      	str	r3, [r2, #32]
 80045a0:	4b5e      	ldr	r3, [pc, #376]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	4a5d      	ldr	r2, [pc, #372]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	6213      	str	r3, [r2, #32]
 80045ac:	e00b      	b.n	80045c6 <HAL_RCC_OscConfig+0x36e>
 80045ae:	4b5b      	ldr	r3, [pc, #364]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	4a5a      	ldr	r2, [pc, #360]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	6213      	str	r3, [r2, #32]
 80045ba:	4b58      	ldr	r3, [pc, #352]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045bc:	6a1b      	ldr	r3, [r3, #32]
 80045be:	4a57      	ldr	r2, [pc, #348]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	f023 0304 	bic.w	r3, r3, #4
 80045c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d015      	beq.n	80045fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ce:	f7fc fd57 	bl	8001080 <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d4:	e00a      	b.n	80045ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d6:	f7fc fd53 	bl	8001080 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d901      	bls.n	80045ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e0b1      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ec:	4b4b      	ldr	r3, [pc, #300]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0ee      	beq.n	80045d6 <HAL_RCC_OscConfig+0x37e>
 80045f8:	e014      	b.n	8004624 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fa:	f7fc fd41 	bl	8001080 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004600:	e00a      	b.n	8004618 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004602:	f7fc fd3d 	bl	8001080 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004610:	4293      	cmp	r3, r2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e09b      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004618:	4b40      	ldr	r3, [pc, #256]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ee      	bne.n	8004602 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004624:	7dfb      	ldrb	r3, [r7, #23]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d105      	bne.n	8004636 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462a:	4b3c      	ldr	r3, [pc, #240]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	4a3b      	ldr	r2, [pc, #236]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004630:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004634:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 8087 	beq.w	800474e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004640:	4b36      	ldr	r3, [pc, #216]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f003 030c 	and.w	r3, r3, #12
 8004648:	2b08      	cmp	r3, #8
 800464a:	d061      	beq.n	8004710 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	2b02      	cmp	r3, #2
 8004652:	d146      	bne.n	80046e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004654:	4b33      	ldr	r3, [pc, #204]	; (8004724 <HAL_RCC_OscConfig+0x4cc>)
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc fd11 	bl	8001080 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004660:	e008      	b.n	8004674 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004662:	f7fc fd0d 	bl	8001080 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e06d      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004674:	4b29      	ldr	r3, [pc, #164]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f0      	bne.n	8004662 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004688:	d108      	bne.n	800469c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800468a:	4b24      	ldr	r3, [pc, #144]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	4921      	ldr	r1, [pc, #132]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004698:	4313      	orrs	r3, r2
 800469a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800469c:	4b1f      	ldr	r3, [pc, #124]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a19      	ldr	r1, [r3, #32]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ac:	430b      	orrs	r3, r1
 80046ae:	491b      	ldr	r1, [pc, #108]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046b4:	4b1b      	ldr	r3, [pc, #108]	; (8004724 <HAL_RCC_OscConfig+0x4cc>)
 80046b6:	2201      	movs	r2, #1
 80046b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ba:	f7fc fce1 	bl	8001080 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046c0:	e008      	b.n	80046d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c2:	f7fc fcdd 	bl	8001080 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e03d      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046d4:	4b11      	ldr	r3, [pc, #68]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0f0      	beq.n	80046c2 <HAL_RCC_OscConfig+0x46a>
 80046e0:	e035      	b.n	800474e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e2:	4b10      	ldr	r3, [pc, #64]	; (8004724 <HAL_RCC_OscConfig+0x4cc>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e8:	f7fc fcca 	bl	8001080 <HAL_GetTick>
 80046ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ee:	e008      	b.n	8004702 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f0:	f7fc fcc6 	bl	8001080 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e026      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004702:	4b06      	ldr	r3, [pc, #24]	; (800471c <HAL_RCC_OscConfig+0x4c4>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1f0      	bne.n	80046f0 <HAL_RCC_OscConfig+0x498>
 800470e:	e01e      	b.n	800474e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	69db      	ldr	r3, [r3, #28]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d107      	bne.n	8004728 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e019      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
 800471c:	40021000 	.word	0x40021000
 8004720:	40007000 	.word	0x40007000
 8004724:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004728:	4b0b      	ldr	r3, [pc, #44]	; (8004758 <HAL_RCC_OscConfig+0x500>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	429a      	cmp	r2, r3
 800473a:	d106      	bne.n	800474a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004746:	429a      	cmp	r2, r3
 8004748:	d001      	beq.n	800474e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e000      	b.n	8004750 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3718      	adds	r7, #24
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40021000 	.word	0x40021000

0800475c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e0d0      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004770:	4b6a      	ldr	r3, [pc, #424]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d910      	bls.n	80047a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477e:	4b67      	ldr	r3, [pc, #412]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f023 0207 	bic.w	r2, r3, #7
 8004786:	4965      	ldr	r1, [pc, #404]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	4313      	orrs	r3, r2
 800478c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b63      	ldr	r3, [pc, #396]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0b8      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d020      	beq.n	80047ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b8:	4b59      	ldr	r3, [pc, #356]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	4a58      	ldr	r2, [pc, #352]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80047be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80047c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d0:	4b53      	ldr	r3, [pc, #332]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	4a52      	ldr	r2, [pc, #328]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80047d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80047da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047dc:	4b50      	ldr	r3, [pc, #320]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	494d      	ldr	r1, [pc, #308]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d040      	beq.n	800487c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d107      	bne.n	8004812 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004802:	4b47      	ldr	r3, [pc, #284]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d115      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e07f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d107      	bne.n	800482a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800481a:	4b41      	ldr	r3, [pc, #260]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d109      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e073      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800482a:	4b3d      	ldr	r3, [pc, #244]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e06b      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800483a:	4b39      	ldr	r3, [pc, #228]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f023 0203 	bic.w	r2, r3, #3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	4936      	ldr	r1, [pc, #216]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 8004848:	4313      	orrs	r3, r2
 800484a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800484c:	f7fc fc18 	bl	8001080 <HAL_GetTick>
 8004850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004852:	e00a      	b.n	800486a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004854:	f7fc fc14 	bl	8001080 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004862:	4293      	cmp	r3, r2
 8004864:	d901      	bls.n	800486a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e053      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800486a:	4b2d      	ldr	r3, [pc, #180]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f003 020c 	and.w	r2, r3, #12
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	429a      	cmp	r2, r3
 800487a:	d1eb      	bne.n	8004854 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800487c:	4b27      	ldr	r3, [pc, #156]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0307 	and.w	r3, r3, #7
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d210      	bcs.n	80048ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800488a:	4b24      	ldr	r3, [pc, #144]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f023 0207 	bic.w	r2, r3, #7
 8004892:	4922      	ldr	r1, [pc, #136]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	4313      	orrs	r3, r2
 8004898:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_RCC_ClockConfig+0x1c0>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d001      	beq.n	80048ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e032      	b.n	8004912 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048b8:	4b19      	ldr	r3, [pc, #100]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4916      	ldr	r1, [pc, #88]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d009      	beq.n	80048ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	490e      	ldr	r1, [pc, #56]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048ea:	f000 f821 	bl	8004930 <HAL_RCC_GetSysClockFreq>
 80048ee:	4602      	mov	r2, r0
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	091b      	lsrs	r3, r3, #4
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	490a      	ldr	r1, [pc, #40]	; (8004924 <HAL_RCC_ClockConfig+0x1c8>)
 80048fc:	5ccb      	ldrb	r3, [r1, r3]
 80048fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004902:	4a09      	ldr	r2, [pc, #36]	; (8004928 <HAL_RCC_ClockConfig+0x1cc>)
 8004904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004906:	4b09      	ldr	r3, [pc, #36]	; (800492c <HAL_RCC_ClockConfig+0x1d0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fc fb76 	bl	8000ffc <HAL_InitTick>

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40022000 	.word	0x40022000
 8004920:	40021000 	.word	0x40021000
 8004924:	08005ed4 	.word	0x08005ed4
 8004928:	20000008 	.word	0x20000008
 800492c:	2000000c 	.word	0x2000000c

08004930 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	2300      	movs	r3, #0
 800493c:	60bb      	str	r3, [r7, #8]
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	2300      	movs	r3, #0
 8004944:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004946:	2300      	movs	r3, #0
 8004948:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800494a:	4b1e      	ldr	r3, [pc, #120]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b04      	cmp	r3, #4
 8004958:	d002      	beq.n	8004960 <HAL_RCC_GetSysClockFreq+0x30>
 800495a:	2b08      	cmp	r3, #8
 800495c:	d003      	beq.n	8004966 <HAL_RCC_GetSysClockFreq+0x36>
 800495e:	e027      	b.n	80049b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004960:	4b19      	ldr	r3, [pc, #100]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004962:	613b      	str	r3, [r7, #16]
      break;
 8004964:	e027      	b.n	80049b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	0c9b      	lsrs	r3, r3, #18
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	4a17      	ldr	r2, [pc, #92]	; (80049cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004970:	5cd3      	ldrb	r3, [r2, r3]
 8004972:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d010      	beq.n	80049a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800497e:	4b11      	ldr	r3, [pc, #68]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	0c5b      	lsrs	r3, r3, #17
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	4a11      	ldr	r2, [pc, #68]	; (80049d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800498a:	5cd3      	ldrb	r3, [r2, r3]
 800498c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a0d      	ldr	r2, [pc, #52]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004992:	fb03 f202 	mul.w	r2, r3, r2
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	fbb2 f3f3 	udiv	r3, r2, r3
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	e004      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a0c      	ldr	r2, [pc, #48]	; (80049d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80049a4:	fb02 f303 	mul.w	r3, r2, r3
 80049a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	613b      	str	r3, [r7, #16]
      break;
 80049ae:	e002      	b.n	80049b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80049b2:	613b      	str	r3, [r7, #16]
      break;
 80049b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049b6:	693b      	ldr	r3, [r7, #16]
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	371c      	adds	r7, #28
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc80      	pop	{r7}
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	007a1200 	.word	0x007a1200
 80049cc:	08005eec 	.word	0x08005eec
 80049d0:	08005efc 	.word	0x08005efc
 80049d4:	003d0900 	.word	0x003d0900

080049d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049dc:	4b02      	ldr	r3, [pc, #8]	; (80049e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80049de:	681b      	ldr	r3, [r3, #0]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bc80      	pop	{r7}
 80049e6:	4770      	bx	lr
 80049e8:	20000008 	.word	0x20000008

080049ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049f0:	f7ff fff2 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 80049f4:	4602      	mov	r2, r0
 80049f6:	4b05      	ldr	r3, [pc, #20]	; (8004a0c <HAL_RCC_GetPCLK1Freq+0x20>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	4903      	ldr	r1, [pc, #12]	; (8004a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a02:	5ccb      	ldrb	r3, [r1, r3]
 8004a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	08005ee4 	.word	0x08005ee4

08004a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a18:	f7ff ffde 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	0adb      	lsrs	r3, r3, #11
 8004a24:	f003 0307 	and.w	r3, r3, #7
 8004a28:	4903      	ldr	r1, [pc, #12]	; (8004a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a2a:	5ccb      	ldrb	r3, [r1, r3]
 8004a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40021000 	.word	0x40021000
 8004a38:	08005ee4 	.word	0x08005ee4

08004a3c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a44:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <RCC_Delay+0x34>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a0a      	ldr	r2, [pc, #40]	; (8004a74 <RCC_Delay+0x38>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	0a5b      	lsrs	r3, r3, #9
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	fb02 f303 	mul.w	r3, r2, r3
 8004a56:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a58:	bf00      	nop
  }
  while (Delay --);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	1e5a      	subs	r2, r3, #1
 8004a5e:	60fa      	str	r2, [r7, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1f9      	bne.n	8004a58 <RCC_Delay+0x1c>
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop
 8004a68:	3714      	adds	r7, #20
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr
 8004a70:	20000008 	.word	0x20000008
 8004a74:	10624dd3 	.word	0x10624dd3

08004a78 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	613b      	str	r3, [r7, #16]
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d07d      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a94:	2300      	movs	r3, #0
 8004a96:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a98:	4b4f      	ldr	r3, [pc, #316]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a9a:	69db      	ldr	r3, [r3, #28]
 8004a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aa4:	4b4c      	ldr	r3, [pc, #304]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aa6:	69db      	ldr	r3, [r3, #28]
 8004aa8:	4a4b      	ldr	r2, [pc, #300]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aae:	61d3      	str	r3, [r2, #28]
 8004ab0:	4b49      	ldr	r3, [pc, #292]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004abc:	2301      	movs	r3, #1
 8004abe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac0:	4b46      	ldr	r3, [pc, #280]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d118      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004acc:	4b43      	ldr	r3, [pc, #268]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a42      	ldr	r2, [pc, #264]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad8:	f7fc fad2 	bl	8001080 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ade:	e008      	b.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ae0:	f7fc face 	bl	8001080 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b64      	cmp	r3, #100	; 0x64
 8004aec:	d901      	bls.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e06d      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af2:	4b3a      	ldr	r3, [pc, #232]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004afe:	4b36      	ldr	r3, [pc, #216]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b06:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d02e      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d027      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b1c:	4b2e      	ldr	r3, [pc, #184]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b24:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b26:	4b2e      	ldr	r3, [pc, #184]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b2c:	4b2c      	ldr	r3, [pc, #176]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b2e:	2200      	movs	r2, #0
 8004b30:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b32:	4a29      	ldr	r2, [pc, #164]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d014      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b42:	f7fc fa9d 	bl	8001080 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b48:	e00a      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b4a:	f7fc fa99 	bl	8001080 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e036      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b60:	4b1d      	ldr	r3, [pc, #116]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ee      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b6c:	4b1a      	ldr	r3, [pc, #104]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	4917      	ldr	r1, [pc, #92]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b7e:	7dfb      	ldrb	r3, [r7, #23]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d105      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b84:	4b14      	ldr	r3, [pc, #80]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	4a13      	ldr	r2, [pc, #76]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b8e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d008      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b9c:	4b0e      	ldr	r3, [pc, #56]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	490b      	ldr	r1, [pc, #44]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0310 	and.w	r3, r3, #16
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d008      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bba:	4b07      	ldr	r3, [pc, #28]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	4904      	ldr	r1, [pc, #16]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	40007000 	.word	0x40007000
 8004be0:	42420440 	.word	0x42420440

08004be4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	61fb      	str	r3, [r7, #28]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b10      	cmp	r3, #16
 8004c04:	d00a      	beq.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b10      	cmp	r3, #16
 8004c0a:	f200 808a 	bhi.w	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d045      	beq.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d075      	beq.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004c1a:	e082      	b.n	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004c1c:	4b46      	ldr	r3, [pc, #280]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004c22:	4b45      	ldr	r3, [pc, #276]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d07b      	beq.n	8004d26 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	0c9b      	lsrs	r3, r3, #18
 8004c32:	f003 030f 	and.w	r3, r3, #15
 8004c36:	4a41      	ldr	r2, [pc, #260]	; (8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004c38:	5cd3      	ldrb	r3, [r2, r3]
 8004c3a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d015      	beq.n	8004c72 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c46:	4b3c      	ldr	r3, [pc, #240]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	0c5b      	lsrs	r3, r3, #17
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	4a3b      	ldr	r2, [pc, #236]	; (8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004c52:	5cd3      	ldrb	r3, [r2, r3]
 8004c54:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00d      	beq.n	8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004c60:	4a38      	ldr	r2, [pc, #224]	; (8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	fb02 f303 	mul.w	r3, r2, r3
 8004c6e:	61fb      	str	r3, [r7, #28]
 8004c70:	e004      	b.n	8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	4a34      	ldr	r2, [pc, #208]	; (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004c76:	fb02 f303 	mul.w	r3, r2, r3
 8004c7a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004c7c:	4b2e      	ldr	r3, [pc, #184]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c88:	d102      	bne.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	61bb      	str	r3, [r7, #24]
      break;
 8004c8e:	e04a      	b.n	8004d26 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	4a2d      	ldr	r2, [pc, #180]	; (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004c96:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9a:	085b      	lsrs	r3, r3, #1
 8004c9c:	61bb      	str	r3, [r7, #24]
      break;
 8004c9e:	e042      	b.n	8004d26 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004ca0:	4b25      	ldr	r3, [pc, #148]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cb0:	d108      	bne.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004cbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cc0:	61bb      	str	r3, [r7, #24]
 8004cc2:	e01f      	b.n	8004d04 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cce:	d109      	bne.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004cd0:	4b19      	ldr	r3, [pc, #100]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004cdc:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	e00f      	b.n	8004d04 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cee:	d11c      	bne.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004cf0:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d016      	beq.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004cfc:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004d00:	61bb      	str	r3, [r7, #24]
      break;
 8004d02:	e012      	b.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004d04:	e011      	b.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004d06:	f7ff fe85 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	4b0a      	ldr	r3, [pc, #40]	; (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	0b9b      	lsrs	r3, r3, #14
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	3301      	adds	r3, #1
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1e:	61bb      	str	r3, [r7, #24]
      break;
 8004d20:	e004      	b.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d22:	bf00      	nop
 8004d24:	e002      	b.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d26:	bf00      	nop
 8004d28:	e000      	b.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d2a:	bf00      	nop
    }
  }
  return (frequency);
 8004d2c:	69bb      	ldr	r3, [r7, #24]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3720      	adds	r7, #32
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	08005f00 	.word	0x08005f00
 8004d40:	08005f10 	.word	0x08005f10
 8004d44:	007a1200 	.word	0x007a1200
 8004d48:	003d0900 	.word	0x003d0900
 8004d4c:	aaaaaaab 	.word	0xaaaaaaab

08004d50 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e093      	b.n	8004e8c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d106      	bne.n	8004d7e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f7fb ffc9 	bl	8000d10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2202      	movs	r2, #2
 8004d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6812      	ldr	r2, [r2, #0]
 8004d90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d94:	f023 0307 	bic.w	r3, r3, #7
 8004d98:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	3304      	adds	r3, #4
 8004da2:	4619      	mov	r1, r3
 8004da4:	4610      	mov	r0, r2
 8004da6:	f000 f903 	bl	8004fb0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd2:	f023 0303 	bic.w	r3, r3, #3
 8004dd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	021b      	lsls	r3, r3, #8
 8004de2:	4313      	orrs	r3, r2
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004df0:	f023 030c 	bic.w	r3, r3, #12
 8004df4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004dfc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	021b      	lsls	r3, r3, #8
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	011a      	lsls	r2, r3, #4
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	031b      	lsls	r3, r3, #12
 8004e20:	4313      	orrs	r3, r2
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004e2e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ea4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004eac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004eb4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ebc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d110      	bne.n	8004ee6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d102      	bne.n	8004ed0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004eca:	7b7b      	ldrb	r3, [r7, #13]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d001      	beq.n	8004ed4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e069      	b.n	8004fa8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ee4:	e031      	b.n	8004f4a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d110      	bne.n	8004f0e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004eec:	7bbb      	ldrb	r3, [r7, #14]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d102      	bne.n	8004ef8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ef2:	7b3b      	ldrb	r3, [r7, #12]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d001      	beq.n	8004efc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e055      	b.n	8004fa8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f0c:	e01d      	b.n	8004f4a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d108      	bne.n	8004f26 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f14:	7bbb      	ldrb	r3, [r7, #14]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d105      	bne.n	8004f26 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f1a:	7b7b      	ldrb	r3, [r7, #13]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d102      	bne.n	8004f26 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f20:	7b3b      	ldrb	r3, [r7, #12]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d001      	beq.n	8004f2a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e03e      	b.n	8004fa8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2202      	movs	r2, #2
 8004f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2202      	movs	r2, #2
 8004f36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2202      	movs	r2, #2
 8004f46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <HAL_TIM_Encoder_Start+0xc4>
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d008      	beq.n	8004f68 <HAL_TIM_Encoder_Start+0xd4>
 8004f56:	e00f      	b.n	8004f78 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	2100      	movs	r1, #0
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 f887 	bl	8005074 <TIM_CCxChannelCmd>
      break;
 8004f66:	e016      	b.n	8004f96 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	2104      	movs	r1, #4
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 f87f 	bl	8005074 <TIM_CCxChannelCmd>
      break;
 8004f76:	e00e      	b.n	8004f96 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	2100      	movs	r1, #0
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 f877 	bl	8005074 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	2104      	movs	r1, #4
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 f870 	bl	8005074 <TIM_CCxChannelCmd>
      break;
 8004f94:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a29      	ldr	r2, [pc, #164]	; (8005068 <TIM_Base_SetConfig+0xb8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00b      	beq.n	8004fe0 <TIM_Base_SetConfig+0x30>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fce:	d007      	beq.n	8004fe0 <TIM_Base_SetConfig+0x30>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a26      	ldr	r2, [pc, #152]	; (800506c <TIM_Base_SetConfig+0xbc>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d003      	beq.n	8004fe0 <TIM_Base_SetConfig+0x30>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a25      	ldr	r2, [pc, #148]	; (8005070 <TIM_Base_SetConfig+0xc0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d108      	bne.n	8004ff2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a1c      	ldr	r2, [pc, #112]	; (8005068 <TIM_Base_SetConfig+0xb8>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00b      	beq.n	8005012 <TIM_Base_SetConfig+0x62>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005000:	d007      	beq.n	8005012 <TIM_Base_SetConfig+0x62>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a19      	ldr	r2, [pc, #100]	; (800506c <TIM_Base_SetConfig+0xbc>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d003      	beq.n	8005012 <TIM_Base_SetConfig+0x62>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a18      	ldr	r2, [pc, #96]	; (8005070 <TIM_Base_SetConfig+0xc0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d108      	bne.n	8005024 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005018:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	4313      	orrs	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a07      	ldr	r2, [pc, #28]	; (8005068 <TIM_Base_SetConfig+0xb8>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d103      	bne.n	8005058 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	615a      	str	r2, [r3, #20]
}
 800505e:	bf00      	nop
 8005060:	3714      	adds	r7, #20
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr
 8005068:	40012c00 	.word	0x40012c00
 800506c:	40000400 	.word	0x40000400
 8005070:	40000800 	.word	0x40000800

08005074 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005074:	b480      	push	{r7}
 8005076:	b087      	sub	sp, #28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	f003 031f 	and.w	r3, r3, #31
 8005086:	2201      	movs	r2, #1
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a1a      	ldr	r2, [r3, #32]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	43db      	mvns	r3, r3
 8005096:	401a      	ands	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a1a      	ldr	r2, [r3, #32]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 031f 	and.w	r3, r3, #31
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	fa01 f303 	lsl.w	r3, r1, r3
 80050ac:	431a      	orrs	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	621a      	str	r2, [r3, #32]
}
 80050b2:	bf00      	nop
 80050b4:	371c      	adds	r7, #28
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr

080050bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d101      	bne.n	80050d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050d0:	2302      	movs	r3, #2
 80050d2:	e046      	b.n	8005162 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a16      	ldr	r2, [pc, #88]	; (800516c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d00e      	beq.n	8005136 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005120:	d009      	beq.n	8005136 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a12      	ldr	r2, [pc, #72]	; (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d004      	beq.n	8005136 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a10      	ldr	r2, [pc, #64]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d10c      	bne.n	8005150 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800513c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	4313      	orrs	r3, r2
 8005146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3714      	adds	r7, #20
 8005166:	46bd      	mov	sp, r7
 8005168:	bc80      	pop	{r7}
 800516a:	4770      	bx	lr
 800516c:	40012c00 	.word	0x40012c00
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800

08005178 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e042      	b.n	8005210 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d106      	bne.n	80051a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fb fe22 	bl	8000de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2224      	movs	r2, #36	; 0x24
 80051a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68da      	ldr	r2, [r3, #12]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f91d 	bl	80053fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695a      	ldr	r2, [r3, #20]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68da      	ldr	r2, [r3, #12]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2220      	movs	r2, #32
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2220      	movs	r2, #32
 8005204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	; 0x28
 800521c:	af02      	add	r7, sp, #8
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	603b      	str	r3, [r7, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b20      	cmp	r3, #32
 8005236:	d16d      	bne.n	8005314 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <HAL_UART_Transmit+0x2c>
 800523e:	88fb      	ldrh	r3, [r7, #6]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e066      	b.n	8005316 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2221      	movs	r2, #33	; 0x21
 8005252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005256:	f7fb ff13 	bl	8001080 <HAL_GetTick>
 800525a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	88fa      	ldrh	r2, [r7, #6]
 8005260:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	88fa      	ldrh	r2, [r7, #6]
 8005266:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005270:	d108      	bne.n	8005284 <HAL_UART_Transmit+0x6c>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d104      	bne.n	8005284 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	e003      	b.n	800528c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005288:	2300      	movs	r3, #0
 800528a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800528c:	e02a      	b.n	80052e4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	2200      	movs	r2, #0
 8005296:	2180      	movs	r1, #128	; 0x80
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 f840 	bl	800531e <UART_WaitOnFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e036      	b.n	8005316 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	881b      	ldrh	r3, [r3, #0]
 80052b2:	461a      	mov	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	3302      	adds	r3, #2
 80052c2:	61bb      	str	r3, [r7, #24]
 80052c4:	e007      	b.n	80052d6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	781a      	ldrb	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	3301      	adds	r3, #1
 80052d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1cf      	bne.n	800528e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	2200      	movs	r2, #0
 80052f6:	2140      	movs	r1, #64	; 0x40
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 f810 	bl	800531e <UART_WaitOnFlagUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e006      	b.n	8005316 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005310:	2300      	movs	r3, #0
 8005312:	e000      	b.n	8005316 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005314:	2302      	movs	r3, #2
  }
}
 8005316:	4618      	mov	r0, r3
 8005318:	3720      	adds	r7, #32
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b090      	sub	sp, #64	; 0x40
 8005322:	af00      	add	r7, sp, #0
 8005324:	60f8      	str	r0, [r7, #12]
 8005326:	60b9      	str	r1, [r7, #8]
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	4613      	mov	r3, r2
 800532c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800532e:	e050      	b.n	80053d2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005330:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005336:	d04c      	beq.n	80053d2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005338:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800533a:	2b00      	cmp	r3, #0
 800533c:	d007      	beq.n	800534e <UART_WaitOnFlagUntilTimeout+0x30>
 800533e:	f7fb fe9f 	bl	8001080 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800534a:	429a      	cmp	r2, r3
 800534c:	d241      	bcs.n	80053d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	330c      	adds	r3, #12
 8005354:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800535e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005360:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005364:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	330c      	adds	r3, #12
 800536c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800536e:	637a      	str	r2, [r7, #52]	; 0x34
 8005370:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005372:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005374:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005376:	e841 2300 	strex	r3, r2, [r1]
 800537a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800537c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1e5      	bne.n	800534e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3314      	adds	r3, #20
 8005388:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	e853 3f00 	ldrex	r3, [r3]
 8005390:	613b      	str	r3, [r7, #16]
   return(result);
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	63bb      	str	r3, [r7, #56]	; 0x38
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3314      	adds	r3, #20
 80053a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053a2:	623a      	str	r2, [r7, #32]
 80053a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a6:	69f9      	ldr	r1, [r7, #28]
 80053a8:	6a3a      	ldr	r2, [r7, #32]
 80053aa:	e841 2300 	strex	r3, r2, [r1]
 80053ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1e5      	bne.n	8005382 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2220      	movs	r2, #32
 80053ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2220      	movs	r2, #32
 80053c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e00f      	b.n	80053f2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	4013      	ands	r3, r2
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	429a      	cmp	r2, r3
 80053e0:	bf0c      	ite	eq
 80053e2:	2301      	moveq	r3, #1
 80053e4:	2300      	movne	r3, #0
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	461a      	mov	r2, r3
 80053ea:	79fb      	ldrb	r3, [r7, #7]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d09f      	beq.n	8005330 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3740      	adds	r7, #64	; 0x40
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
	...

080053fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	431a      	orrs	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005436:	f023 030c 	bic.w	r3, r3, #12
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	6812      	ldr	r2, [r2, #0]
 800543e:	68b9      	ldr	r1, [r7, #8]
 8005440:	430b      	orrs	r3, r1
 8005442:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	699a      	ldr	r2, [r3, #24]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a2c      	ldr	r2, [pc, #176]	; (8005510 <UART_SetConfig+0x114>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d103      	bne.n	800546c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005464:	f7ff fad6 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8005468:	60f8      	str	r0, [r7, #12]
 800546a:	e002      	b.n	8005472 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800546c:	f7ff fabe 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8005470:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	4613      	mov	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	009a      	lsls	r2, r3, #2
 800547c:	441a      	add	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	fbb2 f3f3 	udiv	r3, r2, r3
 8005488:	4a22      	ldr	r2, [pc, #136]	; (8005514 <UART_SetConfig+0x118>)
 800548a:	fba2 2303 	umull	r2, r3, r2, r3
 800548e:	095b      	lsrs	r3, r3, #5
 8005490:	0119      	lsls	r1, r3, #4
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	009a      	lsls	r2, r3, #2
 800549c:	441a      	add	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80054a8:	4b1a      	ldr	r3, [pc, #104]	; (8005514 <UART_SetConfig+0x118>)
 80054aa:	fba3 0302 	umull	r0, r3, r3, r2
 80054ae:	095b      	lsrs	r3, r3, #5
 80054b0:	2064      	movs	r0, #100	; 0x64
 80054b2:	fb00 f303 	mul.w	r3, r0, r3
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	3332      	adds	r3, #50	; 0x32
 80054bc:	4a15      	ldr	r2, [pc, #84]	; (8005514 <UART_SetConfig+0x118>)
 80054be:	fba2 2303 	umull	r2, r3, r2, r3
 80054c2:	095b      	lsrs	r3, r3, #5
 80054c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054c8:	4419      	add	r1, r3
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	4613      	mov	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4413      	add	r3, r2
 80054d2:	009a      	lsls	r2, r3, #2
 80054d4:	441a      	add	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80054e0:	4b0c      	ldr	r3, [pc, #48]	; (8005514 <UART_SetConfig+0x118>)
 80054e2:	fba3 0302 	umull	r0, r3, r3, r2
 80054e6:	095b      	lsrs	r3, r3, #5
 80054e8:	2064      	movs	r0, #100	; 0x64
 80054ea:	fb00 f303 	mul.w	r3, r0, r3
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	011b      	lsls	r3, r3, #4
 80054f2:	3332      	adds	r3, #50	; 0x32
 80054f4:	4a07      	ldr	r2, [pc, #28]	; (8005514 <UART_SetConfig+0x118>)
 80054f6:	fba2 2303 	umull	r2, r3, r2, r3
 80054fa:	095b      	lsrs	r3, r3, #5
 80054fc:	f003 020f 	and.w	r2, r3, #15
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	440a      	add	r2, r1
 8005506:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005508:	bf00      	nop
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40013800 	.word	0x40013800
 8005514:	51eb851f 	.word	0x51eb851f

08005518 <siprintf>:
 8005518:	b40e      	push	{r1, r2, r3}
 800551a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800551e:	b500      	push	{lr}
 8005520:	b09c      	sub	sp, #112	; 0x70
 8005522:	ab1d      	add	r3, sp, #116	; 0x74
 8005524:	9002      	str	r0, [sp, #8]
 8005526:	9006      	str	r0, [sp, #24]
 8005528:	9107      	str	r1, [sp, #28]
 800552a:	9104      	str	r1, [sp, #16]
 800552c:	4808      	ldr	r0, [pc, #32]	; (8005550 <siprintf+0x38>)
 800552e:	4909      	ldr	r1, [pc, #36]	; (8005554 <siprintf+0x3c>)
 8005530:	f853 2b04 	ldr.w	r2, [r3], #4
 8005534:	9105      	str	r1, [sp, #20]
 8005536:	6800      	ldr	r0, [r0, #0]
 8005538:	a902      	add	r1, sp, #8
 800553a:	9301      	str	r3, [sp, #4]
 800553c:	f000 f98e 	bl	800585c <_svfiprintf_r>
 8005540:	2200      	movs	r2, #0
 8005542:	9b02      	ldr	r3, [sp, #8]
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	b01c      	add	sp, #112	; 0x70
 8005548:	f85d eb04 	ldr.w	lr, [sp], #4
 800554c:	b003      	add	sp, #12
 800554e:	4770      	bx	lr
 8005550:	20000060 	.word	0x20000060
 8005554:	ffff0208 	.word	0xffff0208

08005558 <memset>:
 8005558:	4603      	mov	r3, r0
 800555a:	4402      	add	r2, r0
 800555c:	4293      	cmp	r3, r2
 800555e:	d100      	bne.n	8005562 <memset+0xa>
 8005560:	4770      	bx	lr
 8005562:	f803 1b01 	strb.w	r1, [r3], #1
 8005566:	e7f9      	b.n	800555c <memset+0x4>

08005568 <__errno>:
 8005568:	4b01      	ldr	r3, [pc, #4]	; (8005570 <__errno+0x8>)
 800556a:	6818      	ldr	r0, [r3, #0]
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	20000060 	.word	0x20000060

08005574 <__libc_init_array>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	2600      	movs	r6, #0
 8005578:	4d0c      	ldr	r5, [pc, #48]	; (80055ac <__libc_init_array+0x38>)
 800557a:	4c0d      	ldr	r4, [pc, #52]	; (80055b0 <__libc_init_array+0x3c>)
 800557c:	1b64      	subs	r4, r4, r5
 800557e:	10a4      	asrs	r4, r4, #2
 8005580:	42a6      	cmp	r6, r4
 8005582:	d109      	bne.n	8005598 <__libc_init_array+0x24>
 8005584:	f000 fc7a 	bl	8005e7c <_init>
 8005588:	2600      	movs	r6, #0
 800558a:	4d0a      	ldr	r5, [pc, #40]	; (80055b4 <__libc_init_array+0x40>)
 800558c:	4c0a      	ldr	r4, [pc, #40]	; (80055b8 <__libc_init_array+0x44>)
 800558e:	1b64      	subs	r4, r4, r5
 8005590:	10a4      	asrs	r4, r4, #2
 8005592:	42a6      	cmp	r6, r4
 8005594:	d105      	bne.n	80055a2 <__libc_init_array+0x2e>
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	f855 3b04 	ldr.w	r3, [r5], #4
 800559c:	4798      	blx	r3
 800559e:	3601      	adds	r6, #1
 80055a0:	e7ee      	b.n	8005580 <__libc_init_array+0xc>
 80055a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a6:	4798      	blx	r3
 80055a8:	3601      	adds	r6, #1
 80055aa:	e7f2      	b.n	8005592 <__libc_init_array+0x1e>
 80055ac:	08005f48 	.word	0x08005f48
 80055b0:	08005f48 	.word	0x08005f48
 80055b4:	08005f48 	.word	0x08005f48
 80055b8:	08005f4c 	.word	0x08005f4c

080055bc <__retarget_lock_acquire_recursive>:
 80055bc:	4770      	bx	lr

080055be <__retarget_lock_release_recursive>:
 80055be:	4770      	bx	lr

080055c0 <_free_r>:
 80055c0:	b538      	push	{r3, r4, r5, lr}
 80055c2:	4605      	mov	r5, r0
 80055c4:	2900      	cmp	r1, #0
 80055c6:	d040      	beq.n	800564a <_free_r+0x8a>
 80055c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055cc:	1f0c      	subs	r4, r1, #4
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	bfb8      	it	lt
 80055d2:	18e4      	addlt	r4, r4, r3
 80055d4:	f000 f8dc 	bl	8005790 <__malloc_lock>
 80055d8:	4a1c      	ldr	r2, [pc, #112]	; (800564c <_free_r+0x8c>)
 80055da:	6813      	ldr	r3, [r2, #0]
 80055dc:	b933      	cbnz	r3, 80055ec <_free_r+0x2c>
 80055de:	6063      	str	r3, [r4, #4]
 80055e0:	6014      	str	r4, [r2, #0]
 80055e2:	4628      	mov	r0, r5
 80055e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055e8:	f000 b8d8 	b.w	800579c <__malloc_unlock>
 80055ec:	42a3      	cmp	r3, r4
 80055ee:	d908      	bls.n	8005602 <_free_r+0x42>
 80055f0:	6820      	ldr	r0, [r4, #0]
 80055f2:	1821      	adds	r1, r4, r0
 80055f4:	428b      	cmp	r3, r1
 80055f6:	bf01      	itttt	eq
 80055f8:	6819      	ldreq	r1, [r3, #0]
 80055fa:	685b      	ldreq	r3, [r3, #4]
 80055fc:	1809      	addeq	r1, r1, r0
 80055fe:	6021      	streq	r1, [r4, #0]
 8005600:	e7ed      	b.n	80055de <_free_r+0x1e>
 8005602:	461a      	mov	r2, r3
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	b10b      	cbz	r3, 800560c <_free_r+0x4c>
 8005608:	42a3      	cmp	r3, r4
 800560a:	d9fa      	bls.n	8005602 <_free_r+0x42>
 800560c:	6811      	ldr	r1, [r2, #0]
 800560e:	1850      	adds	r0, r2, r1
 8005610:	42a0      	cmp	r0, r4
 8005612:	d10b      	bne.n	800562c <_free_r+0x6c>
 8005614:	6820      	ldr	r0, [r4, #0]
 8005616:	4401      	add	r1, r0
 8005618:	1850      	adds	r0, r2, r1
 800561a:	4283      	cmp	r3, r0
 800561c:	6011      	str	r1, [r2, #0]
 800561e:	d1e0      	bne.n	80055e2 <_free_r+0x22>
 8005620:	6818      	ldr	r0, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	4408      	add	r0, r1
 8005626:	6010      	str	r0, [r2, #0]
 8005628:	6053      	str	r3, [r2, #4]
 800562a:	e7da      	b.n	80055e2 <_free_r+0x22>
 800562c:	d902      	bls.n	8005634 <_free_r+0x74>
 800562e:	230c      	movs	r3, #12
 8005630:	602b      	str	r3, [r5, #0]
 8005632:	e7d6      	b.n	80055e2 <_free_r+0x22>
 8005634:	6820      	ldr	r0, [r4, #0]
 8005636:	1821      	adds	r1, r4, r0
 8005638:	428b      	cmp	r3, r1
 800563a:	bf01      	itttt	eq
 800563c:	6819      	ldreq	r1, [r3, #0]
 800563e:	685b      	ldreq	r3, [r3, #4]
 8005640:	1809      	addeq	r1, r1, r0
 8005642:	6021      	streq	r1, [r4, #0]
 8005644:	6063      	str	r3, [r4, #4]
 8005646:	6054      	str	r4, [r2, #4]
 8005648:	e7cb      	b.n	80055e2 <_free_r+0x22>
 800564a:	bd38      	pop	{r3, r4, r5, pc}
 800564c:	200003ac 	.word	0x200003ac

08005650 <sbrk_aligned>:
 8005650:	b570      	push	{r4, r5, r6, lr}
 8005652:	4e0e      	ldr	r6, [pc, #56]	; (800568c <sbrk_aligned+0x3c>)
 8005654:	460c      	mov	r4, r1
 8005656:	6831      	ldr	r1, [r6, #0]
 8005658:	4605      	mov	r5, r0
 800565a:	b911      	cbnz	r1, 8005662 <sbrk_aligned+0x12>
 800565c:	f000 fbaa 	bl	8005db4 <_sbrk_r>
 8005660:	6030      	str	r0, [r6, #0]
 8005662:	4621      	mov	r1, r4
 8005664:	4628      	mov	r0, r5
 8005666:	f000 fba5 	bl	8005db4 <_sbrk_r>
 800566a:	1c43      	adds	r3, r0, #1
 800566c:	d00a      	beq.n	8005684 <sbrk_aligned+0x34>
 800566e:	1cc4      	adds	r4, r0, #3
 8005670:	f024 0403 	bic.w	r4, r4, #3
 8005674:	42a0      	cmp	r0, r4
 8005676:	d007      	beq.n	8005688 <sbrk_aligned+0x38>
 8005678:	1a21      	subs	r1, r4, r0
 800567a:	4628      	mov	r0, r5
 800567c:	f000 fb9a 	bl	8005db4 <_sbrk_r>
 8005680:	3001      	adds	r0, #1
 8005682:	d101      	bne.n	8005688 <sbrk_aligned+0x38>
 8005684:	f04f 34ff 	mov.w	r4, #4294967295
 8005688:	4620      	mov	r0, r4
 800568a:	bd70      	pop	{r4, r5, r6, pc}
 800568c:	200003b0 	.word	0x200003b0

08005690 <_malloc_r>:
 8005690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005694:	1ccd      	adds	r5, r1, #3
 8005696:	f025 0503 	bic.w	r5, r5, #3
 800569a:	3508      	adds	r5, #8
 800569c:	2d0c      	cmp	r5, #12
 800569e:	bf38      	it	cc
 80056a0:	250c      	movcc	r5, #12
 80056a2:	2d00      	cmp	r5, #0
 80056a4:	4607      	mov	r7, r0
 80056a6:	db01      	blt.n	80056ac <_malloc_r+0x1c>
 80056a8:	42a9      	cmp	r1, r5
 80056aa:	d905      	bls.n	80056b8 <_malloc_r+0x28>
 80056ac:	230c      	movs	r3, #12
 80056ae:	2600      	movs	r6, #0
 80056b0:	603b      	str	r3, [r7, #0]
 80056b2:	4630      	mov	r0, r6
 80056b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056b8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800578c <_malloc_r+0xfc>
 80056bc:	f000 f868 	bl	8005790 <__malloc_lock>
 80056c0:	f8d8 3000 	ldr.w	r3, [r8]
 80056c4:	461c      	mov	r4, r3
 80056c6:	bb5c      	cbnz	r4, 8005720 <_malloc_r+0x90>
 80056c8:	4629      	mov	r1, r5
 80056ca:	4638      	mov	r0, r7
 80056cc:	f7ff ffc0 	bl	8005650 <sbrk_aligned>
 80056d0:	1c43      	adds	r3, r0, #1
 80056d2:	4604      	mov	r4, r0
 80056d4:	d155      	bne.n	8005782 <_malloc_r+0xf2>
 80056d6:	f8d8 4000 	ldr.w	r4, [r8]
 80056da:	4626      	mov	r6, r4
 80056dc:	2e00      	cmp	r6, #0
 80056de:	d145      	bne.n	800576c <_malloc_r+0xdc>
 80056e0:	2c00      	cmp	r4, #0
 80056e2:	d048      	beq.n	8005776 <_malloc_r+0xe6>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	4631      	mov	r1, r6
 80056e8:	4638      	mov	r0, r7
 80056ea:	eb04 0903 	add.w	r9, r4, r3
 80056ee:	f000 fb61 	bl	8005db4 <_sbrk_r>
 80056f2:	4581      	cmp	r9, r0
 80056f4:	d13f      	bne.n	8005776 <_malloc_r+0xe6>
 80056f6:	6821      	ldr	r1, [r4, #0]
 80056f8:	4638      	mov	r0, r7
 80056fa:	1a6d      	subs	r5, r5, r1
 80056fc:	4629      	mov	r1, r5
 80056fe:	f7ff ffa7 	bl	8005650 <sbrk_aligned>
 8005702:	3001      	adds	r0, #1
 8005704:	d037      	beq.n	8005776 <_malloc_r+0xe6>
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	442b      	add	r3, r5
 800570a:	6023      	str	r3, [r4, #0]
 800570c:	f8d8 3000 	ldr.w	r3, [r8]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d038      	beq.n	8005786 <_malloc_r+0xf6>
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	42a2      	cmp	r2, r4
 8005718:	d12b      	bne.n	8005772 <_malloc_r+0xe2>
 800571a:	2200      	movs	r2, #0
 800571c:	605a      	str	r2, [r3, #4]
 800571e:	e00f      	b.n	8005740 <_malloc_r+0xb0>
 8005720:	6822      	ldr	r2, [r4, #0]
 8005722:	1b52      	subs	r2, r2, r5
 8005724:	d41f      	bmi.n	8005766 <_malloc_r+0xd6>
 8005726:	2a0b      	cmp	r2, #11
 8005728:	d917      	bls.n	800575a <_malloc_r+0xca>
 800572a:	1961      	adds	r1, r4, r5
 800572c:	42a3      	cmp	r3, r4
 800572e:	6025      	str	r5, [r4, #0]
 8005730:	bf18      	it	ne
 8005732:	6059      	strne	r1, [r3, #4]
 8005734:	6863      	ldr	r3, [r4, #4]
 8005736:	bf08      	it	eq
 8005738:	f8c8 1000 	streq.w	r1, [r8]
 800573c:	5162      	str	r2, [r4, r5]
 800573e:	604b      	str	r3, [r1, #4]
 8005740:	4638      	mov	r0, r7
 8005742:	f104 060b 	add.w	r6, r4, #11
 8005746:	f000 f829 	bl	800579c <__malloc_unlock>
 800574a:	f026 0607 	bic.w	r6, r6, #7
 800574e:	1d23      	adds	r3, r4, #4
 8005750:	1af2      	subs	r2, r6, r3
 8005752:	d0ae      	beq.n	80056b2 <_malloc_r+0x22>
 8005754:	1b9b      	subs	r3, r3, r6
 8005756:	50a3      	str	r3, [r4, r2]
 8005758:	e7ab      	b.n	80056b2 <_malloc_r+0x22>
 800575a:	42a3      	cmp	r3, r4
 800575c:	6862      	ldr	r2, [r4, #4]
 800575e:	d1dd      	bne.n	800571c <_malloc_r+0x8c>
 8005760:	f8c8 2000 	str.w	r2, [r8]
 8005764:	e7ec      	b.n	8005740 <_malloc_r+0xb0>
 8005766:	4623      	mov	r3, r4
 8005768:	6864      	ldr	r4, [r4, #4]
 800576a:	e7ac      	b.n	80056c6 <_malloc_r+0x36>
 800576c:	4634      	mov	r4, r6
 800576e:	6876      	ldr	r6, [r6, #4]
 8005770:	e7b4      	b.n	80056dc <_malloc_r+0x4c>
 8005772:	4613      	mov	r3, r2
 8005774:	e7cc      	b.n	8005710 <_malloc_r+0x80>
 8005776:	230c      	movs	r3, #12
 8005778:	4638      	mov	r0, r7
 800577a:	603b      	str	r3, [r7, #0]
 800577c:	f000 f80e 	bl	800579c <__malloc_unlock>
 8005780:	e797      	b.n	80056b2 <_malloc_r+0x22>
 8005782:	6025      	str	r5, [r4, #0]
 8005784:	e7dc      	b.n	8005740 <_malloc_r+0xb0>
 8005786:	605b      	str	r3, [r3, #4]
 8005788:	deff      	udf	#255	; 0xff
 800578a:	bf00      	nop
 800578c:	200003ac 	.word	0x200003ac

08005790 <__malloc_lock>:
 8005790:	4801      	ldr	r0, [pc, #4]	; (8005798 <__malloc_lock+0x8>)
 8005792:	f7ff bf13 	b.w	80055bc <__retarget_lock_acquire_recursive>
 8005796:	bf00      	nop
 8005798:	200003a8 	.word	0x200003a8

0800579c <__malloc_unlock>:
 800579c:	4801      	ldr	r0, [pc, #4]	; (80057a4 <__malloc_unlock+0x8>)
 800579e:	f7ff bf0e 	b.w	80055be <__retarget_lock_release_recursive>
 80057a2:	bf00      	nop
 80057a4:	200003a8 	.word	0x200003a8

080057a8 <__ssputs_r>:
 80057a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057ac:	461f      	mov	r7, r3
 80057ae:	688e      	ldr	r6, [r1, #8]
 80057b0:	4682      	mov	sl, r0
 80057b2:	42be      	cmp	r6, r7
 80057b4:	460c      	mov	r4, r1
 80057b6:	4690      	mov	r8, r2
 80057b8:	680b      	ldr	r3, [r1, #0]
 80057ba:	d82c      	bhi.n	8005816 <__ssputs_r+0x6e>
 80057bc:	898a      	ldrh	r2, [r1, #12]
 80057be:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80057c2:	d026      	beq.n	8005812 <__ssputs_r+0x6a>
 80057c4:	6965      	ldr	r5, [r4, #20]
 80057c6:	6909      	ldr	r1, [r1, #16]
 80057c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057cc:	eba3 0901 	sub.w	r9, r3, r1
 80057d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057d4:	1c7b      	adds	r3, r7, #1
 80057d6:	444b      	add	r3, r9
 80057d8:	106d      	asrs	r5, r5, #1
 80057da:	429d      	cmp	r5, r3
 80057dc:	bf38      	it	cc
 80057de:	461d      	movcc	r5, r3
 80057e0:	0553      	lsls	r3, r2, #21
 80057e2:	d527      	bpl.n	8005834 <__ssputs_r+0x8c>
 80057e4:	4629      	mov	r1, r5
 80057e6:	f7ff ff53 	bl	8005690 <_malloc_r>
 80057ea:	4606      	mov	r6, r0
 80057ec:	b360      	cbz	r0, 8005848 <__ssputs_r+0xa0>
 80057ee:	464a      	mov	r2, r9
 80057f0:	6921      	ldr	r1, [r4, #16]
 80057f2:	f000 fafd 	bl	8005df0 <memcpy>
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80057fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005800:	81a3      	strh	r3, [r4, #12]
 8005802:	6126      	str	r6, [r4, #16]
 8005804:	444e      	add	r6, r9
 8005806:	6026      	str	r6, [r4, #0]
 8005808:	463e      	mov	r6, r7
 800580a:	6165      	str	r5, [r4, #20]
 800580c:	eba5 0509 	sub.w	r5, r5, r9
 8005810:	60a5      	str	r5, [r4, #8]
 8005812:	42be      	cmp	r6, r7
 8005814:	d900      	bls.n	8005818 <__ssputs_r+0x70>
 8005816:	463e      	mov	r6, r7
 8005818:	4632      	mov	r2, r6
 800581a:	4641      	mov	r1, r8
 800581c:	6820      	ldr	r0, [r4, #0]
 800581e:	f000 faaf 	bl	8005d80 <memmove>
 8005822:	2000      	movs	r0, #0
 8005824:	68a3      	ldr	r3, [r4, #8]
 8005826:	1b9b      	subs	r3, r3, r6
 8005828:	60a3      	str	r3, [r4, #8]
 800582a:	6823      	ldr	r3, [r4, #0]
 800582c:	4433      	add	r3, r6
 800582e:	6023      	str	r3, [r4, #0]
 8005830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005834:	462a      	mov	r2, r5
 8005836:	f000 fae9 	bl	8005e0c <_realloc_r>
 800583a:	4606      	mov	r6, r0
 800583c:	2800      	cmp	r0, #0
 800583e:	d1e0      	bne.n	8005802 <__ssputs_r+0x5a>
 8005840:	4650      	mov	r0, sl
 8005842:	6921      	ldr	r1, [r4, #16]
 8005844:	f7ff febc 	bl	80055c0 <_free_r>
 8005848:	230c      	movs	r3, #12
 800584a:	f8ca 3000 	str.w	r3, [sl]
 800584e:	89a3      	ldrh	r3, [r4, #12]
 8005850:	f04f 30ff 	mov.w	r0, #4294967295
 8005854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005858:	81a3      	strh	r3, [r4, #12]
 800585a:	e7e9      	b.n	8005830 <__ssputs_r+0x88>

0800585c <_svfiprintf_r>:
 800585c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005860:	4698      	mov	r8, r3
 8005862:	898b      	ldrh	r3, [r1, #12]
 8005864:	4607      	mov	r7, r0
 8005866:	061b      	lsls	r3, r3, #24
 8005868:	460d      	mov	r5, r1
 800586a:	4614      	mov	r4, r2
 800586c:	b09d      	sub	sp, #116	; 0x74
 800586e:	d50e      	bpl.n	800588e <_svfiprintf_r+0x32>
 8005870:	690b      	ldr	r3, [r1, #16]
 8005872:	b963      	cbnz	r3, 800588e <_svfiprintf_r+0x32>
 8005874:	2140      	movs	r1, #64	; 0x40
 8005876:	f7ff ff0b 	bl	8005690 <_malloc_r>
 800587a:	6028      	str	r0, [r5, #0]
 800587c:	6128      	str	r0, [r5, #16]
 800587e:	b920      	cbnz	r0, 800588a <_svfiprintf_r+0x2e>
 8005880:	230c      	movs	r3, #12
 8005882:	603b      	str	r3, [r7, #0]
 8005884:	f04f 30ff 	mov.w	r0, #4294967295
 8005888:	e0d0      	b.n	8005a2c <_svfiprintf_r+0x1d0>
 800588a:	2340      	movs	r3, #64	; 0x40
 800588c:	616b      	str	r3, [r5, #20]
 800588e:	2300      	movs	r3, #0
 8005890:	9309      	str	r3, [sp, #36]	; 0x24
 8005892:	2320      	movs	r3, #32
 8005894:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005898:	2330      	movs	r3, #48	; 0x30
 800589a:	f04f 0901 	mov.w	r9, #1
 800589e:	f8cd 800c 	str.w	r8, [sp, #12]
 80058a2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8005a44 <_svfiprintf_r+0x1e8>
 80058a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80058aa:	4623      	mov	r3, r4
 80058ac:	469a      	mov	sl, r3
 80058ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058b2:	b10a      	cbz	r2, 80058b8 <_svfiprintf_r+0x5c>
 80058b4:	2a25      	cmp	r2, #37	; 0x25
 80058b6:	d1f9      	bne.n	80058ac <_svfiprintf_r+0x50>
 80058b8:	ebba 0b04 	subs.w	fp, sl, r4
 80058bc:	d00b      	beq.n	80058d6 <_svfiprintf_r+0x7a>
 80058be:	465b      	mov	r3, fp
 80058c0:	4622      	mov	r2, r4
 80058c2:	4629      	mov	r1, r5
 80058c4:	4638      	mov	r0, r7
 80058c6:	f7ff ff6f 	bl	80057a8 <__ssputs_r>
 80058ca:	3001      	adds	r0, #1
 80058cc:	f000 80a9 	beq.w	8005a22 <_svfiprintf_r+0x1c6>
 80058d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058d2:	445a      	add	r2, fp
 80058d4:	9209      	str	r2, [sp, #36]	; 0x24
 80058d6:	f89a 3000 	ldrb.w	r3, [sl]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 80a1 	beq.w	8005a22 <_svfiprintf_r+0x1c6>
 80058e0:	2300      	movs	r3, #0
 80058e2:	f04f 32ff 	mov.w	r2, #4294967295
 80058e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058ea:	f10a 0a01 	add.w	sl, sl, #1
 80058ee:	9304      	str	r3, [sp, #16]
 80058f0:	9307      	str	r3, [sp, #28]
 80058f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058f6:	931a      	str	r3, [sp, #104]	; 0x68
 80058f8:	4654      	mov	r4, sl
 80058fa:	2205      	movs	r2, #5
 80058fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005900:	4850      	ldr	r0, [pc, #320]	; (8005a44 <_svfiprintf_r+0x1e8>)
 8005902:	f000 fa67 	bl	8005dd4 <memchr>
 8005906:	9a04      	ldr	r2, [sp, #16]
 8005908:	b9d8      	cbnz	r0, 8005942 <_svfiprintf_r+0xe6>
 800590a:	06d0      	lsls	r0, r2, #27
 800590c:	bf44      	itt	mi
 800590e:	2320      	movmi	r3, #32
 8005910:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005914:	0711      	lsls	r1, r2, #28
 8005916:	bf44      	itt	mi
 8005918:	232b      	movmi	r3, #43	; 0x2b
 800591a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800591e:	f89a 3000 	ldrb.w	r3, [sl]
 8005922:	2b2a      	cmp	r3, #42	; 0x2a
 8005924:	d015      	beq.n	8005952 <_svfiprintf_r+0xf6>
 8005926:	4654      	mov	r4, sl
 8005928:	2000      	movs	r0, #0
 800592a:	f04f 0c0a 	mov.w	ip, #10
 800592e:	9a07      	ldr	r2, [sp, #28]
 8005930:	4621      	mov	r1, r4
 8005932:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005936:	3b30      	subs	r3, #48	; 0x30
 8005938:	2b09      	cmp	r3, #9
 800593a:	d94d      	bls.n	80059d8 <_svfiprintf_r+0x17c>
 800593c:	b1b0      	cbz	r0, 800596c <_svfiprintf_r+0x110>
 800593e:	9207      	str	r2, [sp, #28]
 8005940:	e014      	b.n	800596c <_svfiprintf_r+0x110>
 8005942:	eba0 0308 	sub.w	r3, r0, r8
 8005946:	fa09 f303 	lsl.w	r3, r9, r3
 800594a:	4313      	orrs	r3, r2
 800594c:	46a2      	mov	sl, r4
 800594e:	9304      	str	r3, [sp, #16]
 8005950:	e7d2      	b.n	80058f8 <_svfiprintf_r+0x9c>
 8005952:	9b03      	ldr	r3, [sp, #12]
 8005954:	1d19      	adds	r1, r3, #4
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	9103      	str	r1, [sp, #12]
 800595a:	2b00      	cmp	r3, #0
 800595c:	bfbb      	ittet	lt
 800595e:	425b      	neglt	r3, r3
 8005960:	f042 0202 	orrlt.w	r2, r2, #2
 8005964:	9307      	strge	r3, [sp, #28]
 8005966:	9307      	strlt	r3, [sp, #28]
 8005968:	bfb8      	it	lt
 800596a:	9204      	strlt	r2, [sp, #16]
 800596c:	7823      	ldrb	r3, [r4, #0]
 800596e:	2b2e      	cmp	r3, #46	; 0x2e
 8005970:	d10c      	bne.n	800598c <_svfiprintf_r+0x130>
 8005972:	7863      	ldrb	r3, [r4, #1]
 8005974:	2b2a      	cmp	r3, #42	; 0x2a
 8005976:	d134      	bne.n	80059e2 <_svfiprintf_r+0x186>
 8005978:	9b03      	ldr	r3, [sp, #12]
 800597a:	3402      	adds	r4, #2
 800597c:	1d1a      	adds	r2, r3, #4
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	9203      	str	r2, [sp, #12]
 8005982:	2b00      	cmp	r3, #0
 8005984:	bfb8      	it	lt
 8005986:	f04f 33ff 	movlt.w	r3, #4294967295
 800598a:	9305      	str	r3, [sp, #20]
 800598c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005a48 <_svfiprintf_r+0x1ec>
 8005990:	2203      	movs	r2, #3
 8005992:	4650      	mov	r0, sl
 8005994:	7821      	ldrb	r1, [r4, #0]
 8005996:	f000 fa1d 	bl	8005dd4 <memchr>
 800599a:	b138      	cbz	r0, 80059ac <_svfiprintf_r+0x150>
 800599c:	2240      	movs	r2, #64	; 0x40
 800599e:	9b04      	ldr	r3, [sp, #16]
 80059a0:	eba0 000a 	sub.w	r0, r0, sl
 80059a4:	4082      	lsls	r2, r0
 80059a6:	4313      	orrs	r3, r2
 80059a8:	3401      	adds	r4, #1
 80059aa:	9304      	str	r3, [sp, #16]
 80059ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059b0:	2206      	movs	r2, #6
 80059b2:	4826      	ldr	r0, [pc, #152]	; (8005a4c <_svfiprintf_r+0x1f0>)
 80059b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80059b8:	f000 fa0c 	bl	8005dd4 <memchr>
 80059bc:	2800      	cmp	r0, #0
 80059be:	d038      	beq.n	8005a32 <_svfiprintf_r+0x1d6>
 80059c0:	4b23      	ldr	r3, [pc, #140]	; (8005a50 <_svfiprintf_r+0x1f4>)
 80059c2:	bb1b      	cbnz	r3, 8005a0c <_svfiprintf_r+0x1b0>
 80059c4:	9b03      	ldr	r3, [sp, #12]
 80059c6:	3307      	adds	r3, #7
 80059c8:	f023 0307 	bic.w	r3, r3, #7
 80059cc:	3308      	adds	r3, #8
 80059ce:	9303      	str	r3, [sp, #12]
 80059d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059d2:	4433      	add	r3, r6
 80059d4:	9309      	str	r3, [sp, #36]	; 0x24
 80059d6:	e768      	b.n	80058aa <_svfiprintf_r+0x4e>
 80059d8:	460c      	mov	r4, r1
 80059da:	2001      	movs	r0, #1
 80059dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80059e0:	e7a6      	b.n	8005930 <_svfiprintf_r+0xd4>
 80059e2:	2300      	movs	r3, #0
 80059e4:	f04f 0c0a 	mov.w	ip, #10
 80059e8:	4619      	mov	r1, r3
 80059ea:	3401      	adds	r4, #1
 80059ec:	9305      	str	r3, [sp, #20]
 80059ee:	4620      	mov	r0, r4
 80059f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059f4:	3a30      	subs	r2, #48	; 0x30
 80059f6:	2a09      	cmp	r2, #9
 80059f8:	d903      	bls.n	8005a02 <_svfiprintf_r+0x1a6>
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d0c6      	beq.n	800598c <_svfiprintf_r+0x130>
 80059fe:	9105      	str	r1, [sp, #20]
 8005a00:	e7c4      	b.n	800598c <_svfiprintf_r+0x130>
 8005a02:	4604      	mov	r4, r0
 8005a04:	2301      	movs	r3, #1
 8005a06:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a0a:	e7f0      	b.n	80059ee <_svfiprintf_r+0x192>
 8005a0c:	ab03      	add	r3, sp, #12
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	462a      	mov	r2, r5
 8005a12:	4638      	mov	r0, r7
 8005a14:	4b0f      	ldr	r3, [pc, #60]	; (8005a54 <_svfiprintf_r+0x1f8>)
 8005a16:	a904      	add	r1, sp, #16
 8005a18:	f3af 8000 	nop.w
 8005a1c:	1c42      	adds	r2, r0, #1
 8005a1e:	4606      	mov	r6, r0
 8005a20:	d1d6      	bne.n	80059d0 <_svfiprintf_r+0x174>
 8005a22:	89ab      	ldrh	r3, [r5, #12]
 8005a24:	065b      	lsls	r3, r3, #25
 8005a26:	f53f af2d 	bmi.w	8005884 <_svfiprintf_r+0x28>
 8005a2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a2c:	b01d      	add	sp, #116	; 0x74
 8005a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a32:	ab03      	add	r3, sp, #12
 8005a34:	9300      	str	r3, [sp, #0]
 8005a36:	462a      	mov	r2, r5
 8005a38:	4638      	mov	r0, r7
 8005a3a:	4b06      	ldr	r3, [pc, #24]	; (8005a54 <_svfiprintf_r+0x1f8>)
 8005a3c:	a904      	add	r1, sp, #16
 8005a3e:	f000 f87d 	bl	8005b3c <_printf_i>
 8005a42:	e7eb      	b.n	8005a1c <_svfiprintf_r+0x1c0>
 8005a44:	08005f12 	.word	0x08005f12
 8005a48:	08005f18 	.word	0x08005f18
 8005a4c:	08005f1c 	.word	0x08005f1c
 8005a50:	00000000 	.word	0x00000000
 8005a54:	080057a9 	.word	0x080057a9

08005a58 <_printf_common>:
 8005a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a5c:	4616      	mov	r6, r2
 8005a5e:	4699      	mov	r9, r3
 8005a60:	688a      	ldr	r2, [r1, #8]
 8005a62:	690b      	ldr	r3, [r1, #16]
 8005a64:	4607      	mov	r7, r0
 8005a66:	4293      	cmp	r3, r2
 8005a68:	bfb8      	it	lt
 8005a6a:	4613      	movlt	r3, r2
 8005a6c:	6033      	str	r3, [r6, #0]
 8005a6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a72:	460c      	mov	r4, r1
 8005a74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a78:	b10a      	cbz	r2, 8005a7e <_printf_common+0x26>
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	6033      	str	r3, [r6, #0]
 8005a7e:	6823      	ldr	r3, [r4, #0]
 8005a80:	0699      	lsls	r1, r3, #26
 8005a82:	bf42      	ittt	mi
 8005a84:	6833      	ldrmi	r3, [r6, #0]
 8005a86:	3302      	addmi	r3, #2
 8005a88:	6033      	strmi	r3, [r6, #0]
 8005a8a:	6825      	ldr	r5, [r4, #0]
 8005a8c:	f015 0506 	ands.w	r5, r5, #6
 8005a90:	d106      	bne.n	8005aa0 <_printf_common+0x48>
 8005a92:	f104 0a19 	add.w	sl, r4, #25
 8005a96:	68e3      	ldr	r3, [r4, #12]
 8005a98:	6832      	ldr	r2, [r6, #0]
 8005a9a:	1a9b      	subs	r3, r3, r2
 8005a9c:	42ab      	cmp	r3, r5
 8005a9e:	dc2b      	bgt.n	8005af8 <_printf_common+0xa0>
 8005aa0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005aa4:	1e13      	subs	r3, r2, #0
 8005aa6:	6822      	ldr	r2, [r4, #0]
 8005aa8:	bf18      	it	ne
 8005aaa:	2301      	movne	r3, #1
 8005aac:	0692      	lsls	r2, r2, #26
 8005aae:	d430      	bmi.n	8005b12 <_printf_common+0xba>
 8005ab0:	4649      	mov	r1, r9
 8005ab2:	4638      	mov	r0, r7
 8005ab4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ab8:	47c0      	blx	r8
 8005aba:	3001      	adds	r0, #1
 8005abc:	d023      	beq.n	8005b06 <_printf_common+0xae>
 8005abe:	6823      	ldr	r3, [r4, #0]
 8005ac0:	6922      	ldr	r2, [r4, #16]
 8005ac2:	f003 0306 	and.w	r3, r3, #6
 8005ac6:	2b04      	cmp	r3, #4
 8005ac8:	bf14      	ite	ne
 8005aca:	2500      	movne	r5, #0
 8005acc:	6833      	ldreq	r3, [r6, #0]
 8005ace:	f04f 0600 	mov.w	r6, #0
 8005ad2:	bf08      	it	eq
 8005ad4:	68e5      	ldreq	r5, [r4, #12]
 8005ad6:	f104 041a 	add.w	r4, r4, #26
 8005ada:	bf08      	it	eq
 8005adc:	1aed      	subeq	r5, r5, r3
 8005ade:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005ae2:	bf08      	it	eq
 8005ae4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	bfc4      	itt	gt
 8005aec:	1a9b      	subgt	r3, r3, r2
 8005aee:	18ed      	addgt	r5, r5, r3
 8005af0:	42b5      	cmp	r5, r6
 8005af2:	d11a      	bne.n	8005b2a <_printf_common+0xd2>
 8005af4:	2000      	movs	r0, #0
 8005af6:	e008      	b.n	8005b0a <_printf_common+0xb2>
 8005af8:	2301      	movs	r3, #1
 8005afa:	4652      	mov	r2, sl
 8005afc:	4649      	mov	r1, r9
 8005afe:	4638      	mov	r0, r7
 8005b00:	47c0      	blx	r8
 8005b02:	3001      	adds	r0, #1
 8005b04:	d103      	bne.n	8005b0e <_printf_common+0xb6>
 8005b06:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0e:	3501      	adds	r5, #1
 8005b10:	e7c1      	b.n	8005a96 <_printf_common+0x3e>
 8005b12:	2030      	movs	r0, #48	; 0x30
 8005b14:	18e1      	adds	r1, r4, r3
 8005b16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b20:	4422      	add	r2, r4
 8005b22:	3302      	adds	r3, #2
 8005b24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b28:	e7c2      	b.n	8005ab0 <_printf_common+0x58>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	4622      	mov	r2, r4
 8005b2e:	4649      	mov	r1, r9
 8005b30:	4638      	mov	r0, r7
 8005b32:	47c0      	blx	r8
 8005b34:	3001      	adds	r0, #1
 8005b36:	d0e6      	beq.n	8005b06 <_printf_common+0xae>
 8005b38:	3601      	adds	r6, #1
 8005b3a:	e7d9      	b.n	8005af0 <_printf_common+0x98>

08005b3c <_printf_i>:
 8005b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b40:	7e0f      	ldrb	r7, [r1, #24]
 8005b42:	4691      	mov	r9, r2
 8005b44:	2f78      	cmp	r7, #120	; 0x78
 8005b46:	4680      	mov	r8, r0
 8005b48:	460c      	mov	r4, r1
 8005b4a:	469a      	mov	sl, r3
 8005b4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b52:	d807      	bhi.n	8005b64 <_printf_i+0x28>
 8005b54:	2f62      	cmp	r7, #98	; 0x62
 8005b56:	d80a      	bhi.n	8005b6e <_printf_i+0x32>
 8005b58:	2f00      	cmp	r7, #0
 8005b5a:	f000 80d5 	beq.w	8005d08 <_printf_i+0x1cc>
 8005b5e:	2f58      	cmp	r7, #88	; 0x58
 8005b60:	f000 80c1 	beq.w	8005ce6 <_printf_i+0x1aa>
 8005b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b6c:	e03a      	b.n	8005be4 <_printf_i+0xa8>
 8005b6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b72:	2b15      	cmp	r3, #21
 8005b74:	d8f6      	bhi.n	8005b64 <_printf_i+0x28>
 8005b76:	a101      	add	r1, pc, #4	; (adr r1, 8005b7c <_printf_i+0x40>)
 8005b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b7c:	08005bd5 	.word	0x08005bd5
 8005b80:	08005be9 	.word	0x08005be9
 8005b84:	08005b65 	.word	0x08005b65
 8005b88:	08005b65 	.word	0x08005b65
 8005b8c:	08005b65 	.word	0x08005b65
 8005b90:	08005b65 	.word	0x08005b65
 8005b94:	08005be9 	.word	0x08005be9
 8005b98:	08005b65 	.word	0x08005b65
 8005b9c:	08005b65 	.word	0x08005b65
 8005ba0:	08005b65 	.word	0x08005b65
 8005ba4:	08005b65 	.word	0x08005b65
 8005ba8:	08005cef 	.word	0x08005cef
 8005bac:	08005c15 	.word	0x08005c15
 8005bb0:	08005ca9 	.word	0x08005ca9
 8005bb4:	08005b65 	.word	0x08005b65
 8005bb8:	08005b65 	.word	0x08005b65
 8005bbc:	08005d11 	.word	0x08005d11
 8005bc0:	08005b65 	.word	0x08005b65
 8005bc4:	08005c15 	.word	0x08005c15
 8005bc8:	08005b65 	.word	0x08005b65
 8005bcc:	08005b65 	.word	0x08005b65
 8005bd0:	08005cb1 	.word	0x08005cb1
 8005bd4:	682b      	ldr	r3, [r5, #0]
 8005bd6:	1d1a      	adds	r2, r3, #4
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	602a      	str	r2, [r5, #0]
 8005bdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005be0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005be4:	2301      	movs	r3, #1
 8005be6:	e0a0      	b.n	8005d2a <_printf_i+0x1ee>
 8005be8:	6820      	ldr	r0, [r4, #0]
 8005bea:	682b      	ldr	r3, [r5, #0]
 8005bec:	0607      	lsls	r7, r0, #24
 8005bee:	f103 0104 	add.w	r1, r3, #4
 8005bf2:	6029      	str	r1, [r5, #0]
 8005bf4:	d501      	bpl.n	8005bfa <_printf_i+0xbe>
 8005bf6:	681e      	ldr	r6, [r3, #0]
 8005bf8:	e003      	b.n	8005c02 <_printf_i+0xc6>
 8005bfa:	0646      	lsls	r6, r0, #25
 8005bfc:	d5fb      	bpl.n	8005bf6 <_printf_i+0xba>
 8005bfe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005c02:	2e00      	cmp	r6, #0
 8005c04:	da03      	bge.n	8005c0e <_printf_i+0xd2>
 8005c06:	232d      	movs	r3, #45	; 0x2d
 8005c08:	4276      	negs	r6, r6
 8005c0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c0e:	230a      	movs	r3, #10
 8005c10:	4859      	ldr	r0, [pc, #356]	; (8005d78 <_printf_i+0x23c>)
 8005c12:	e012      	b.n	8005c3a <_printf_i+0xfe>
 8005c14:	682b      	ldr	r3, [r5, #0]
 8005c16:	6820      	ldr	r0, [r4, #0]
 8005c18:	1d19      	adds	r1, r3, #4
 8005c1a:	6029      	str	r1, [r5, #0]
 8005c1c:	0605      	lsls	r5, r0, #24
 8005c1e:	d501      	bpl.n	8005c24 <_printf_i+0xe8>
 8005c20:	681e      	ldr	r6, [r3, #0]
 8005c22:	e002      	b.n	8005c2a <_printf_i+0xee>
 8005c24:	0641      	lsls	r1, r0, #25
 8005c26:	d5fb      	bpl.n	8005c20 <_printf_i+0xe4>
 8005c28:	881e      	ldrh	r6, [r3, #0]
 8005c2a:	2f6f      	cmp	r7, #111	; 0x6f
 8005c2c:	bf0c      	ite	eq
 8005c2e:	2308      	moveq	r3, #8
 8005c30:	230a      	movne	r3, #10
 8005c32:	4851      	ldr	r0, [pc, #324]	; (8005d78 <_printf_i+0x23c>)
 8005c34:	2100      	movs	r1, #0
 8005c36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c3a:	6865      	ldr	r5, [r4, #4]
 8005c3c:	2d00      	cmp	r5, #0
 8005c3e:	bfa8      	it	ge
 8005c40:	6821      	ldrge	r1, [r4, #0]
 8005c42:	60a5      	str	r5, [r4, #8]
 8005c44:	bfa4      	itt	ge
 8005c46:	f021 0104 	bicge.w	r1, r1, #4
 8005c4a:	6021      	strge	r1, [r4, #0]
 8005c4c:	b90e      	cbnz	r6, 8005c52 <_printf_i+0x116>
 8005c4e:	2d00      	cmp	r5, #0
 8005c50:	d04b      	beq.n	8005cea <_printf_i+0x1ae>
 8005c52:	4615      	mov	r5, r2
 8005c54:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c58:	fb03 6711 	mls	r7, r3, r1, r6
 8005c5c:	5dc7      	ldrb	r7, [r0, r7]
 8005c5e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c62:	4637      	mov	r7, r6
 8005c64:	42bb      	cmp	r3, r7
 8005c66:	460e      	mov	r6, r1
 8005c68:	d9f4      	bls.n	8005c54 <_printf_i+0x118>
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d10b      	bne.n	8005c86 <_printf_i+0x14a>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	07de      	lsls	r6, r3, #31
 8005c72:	d508      	bpl.n	8005c86 <_printf_i+0x14a>
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	6861      	ldr	r1, [r4, #4]
 8005c78:	4299      	cmp	r1, r3
 8005c7a:	bfde      	ittt	le
 8005c7c:	2330      	movle	r3, #48	; 0x30
 8005c7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c82:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c86:	1b52      	subs	r2, r2, r5
 8005c88:	6122      	str	r2, [r4, #16]
 8005c8a:	464b      	mov	r3, r9
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	4640      	mov	r0, r8
 8005c90:	f8cd a000 	str.w	sl, [sp]
 8005c94:	aa03      	add	r2, sp, #12
 8005c96:	f7ff fedf 	bl	8005a58 <_printf_common>
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d14a      	bne.n	8005d34 <_printf_i+0x1f8>
 8005c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca2:	b004      	add	sp, #16
 8005ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	f043 0320 	orr.w	r3, r3, #32
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	2778      	movs	r7, #120	; 0x78
 8005cb2:	4832      	ldr	r0, [pc, #200]	; (8005d7c <_printf_i+0x240>)
 8005cb4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	6829      	ldr	r1, [r5, #0]
 8005cbc:	061f      	lsls	r7, r3, #24
 8005cbe:	f851 6b04 	ldr.w	r6, [r1], #4
 8005cc2:	d402      	bmi.n	8005cca <_printf_i+0x18e>
 8005cc4:	065f      	lsls	r7, r3, #25
 8005cc6:	bf48      	it	mi
 8005cc8:	b2b6      	uxthmi	r6, r6
 8005cca:	07df      	lsls	r7, r3, #31
 8005ccc:	bf48      	it	mi
 8005cce:	f043 0320 	orrmi.w	r3, r3, #32
 8005cd2:	6029      	str	r1, [r5, #0]
 8005cd4:	bf48      	it	mi
 8005cd6:	6023      	strmi	r3, [r4, #0]
 8005cd8:	b91e      	cbnz	r6, 8005ce2 <_printf_i+0x1a6>
 8005cda:	6823      	ldr	r3, [r4, #0]
 8005cdc:	f023 0320 	bic.w	r3, r3, #32
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	2310      	movs	r3, #16
 8005ce4:	e7a6      	b.n	8005c34 <_printf_i+0xf8>
 8005ce6:	4824      	ldr	r0, [pc, #144]	; (8005d78 <_printf_i+0x23c>)
 8005ce8:	e7e4      	b.n	8005cb4 <_printf_i+0x178>
 8005cea:	4615      	mov	r5, r2
 8005cec:	e7bd      	b.n	8005c6a <_printf_i+0x12e>
 8005cee:	682b      	ldr	r3, [r5, #0]
 8005cf0:	6826      	ldr	r6, [r4, #0]
 8005cf2:	1d18      	adds	r0, r3, #4
 8005cf4:	6961      	ldr	r1, [r4, #20]
 8005cf6:	6028      	str	r0, [r5, #0]
 8005cf8:	0635      	lsls	r5, r6, #24
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	d501      	bpl.n	8005d02 <_printf_i+0x1c6>
 8005cfe:	6019      	str	r1, [r3, #0]
 8005d00:	e002      	b.n	8005d08 <_printf_i+0x1cc>
 8005d02:	0670      	lsls	r0, r6, #25
 8005d04:	d5fb      	bpl.n	8005cfe <_printf_i+0x1c2>
 8005d06:	8019      	strh	r1, [r3, #0]
 8005d08:	2300      	movs	r3, #0
 8005d0a:	4615      	mov	r5, r2
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	e7bc      	b.n	8005c8a <_printf_i+0x14e>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	2100      	movs	r1, #0
 8005d14:	1d1a      	adds	r2, r3, #4
 8005d16:	602a      	str	r2, [r5, #0]
 8005d18:	681d      	ldr	r5, [r3, #0]
 8005d1a:	6862      	ldr	r2, [r4, #4]
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	f000 f859 	bl	8005dd4 <memchr>
 8005d22:	b108      	cbz	r0, 8005d28 <_printf_i+0x1ec>
 8005d24:	1b40      	subs	r0, r0, r5
 8005d26:	6060      	str	r0, [r4, #4]
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	6123      	str	r3, [r4, #16]
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d32:	e7aa      	b.n	8005c8a <_printf_i+0x14e>
 8005d34:	462a      	mov	r2, r5
 8005d36:	4649      	mov	r1, r9
 8005d38:	4640      	mov	r0, r8
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	47d0      	blx	sl
 8005d3e:	3001      	adds	r0, #1
 8005d40:	d0ad      	beq.n	8005c9e <_printf_i+0x162>
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	079b      	lsls	r3, r3, #30
 8005d46:	d413      	bmi.n	8005d70 <_printf_i+0x234>
 8005d48:	68e0      	ldr	r0, [r4, #12]
 8005d4a:	9b03      	ldr	r3, [sp, #12]
 8005d4c:	4298      	cmp	r0, r3
 8005d4e:	bfb8      	it	lt
 8005d50:	4618      	movlt	r0, r3
 8005d52:	e7a6      	b.n	8005ca2 <_printf_i+0x166>
 8005d54:	2301      	movs	r3, #1
 8005d56:	4632      	mov	r2, r6
 8005d58:	4649      	mov	r1, r9
 8005d5a:	4640      	mov	r0, r8
 8005d5c:	47d0      	blx	sl
 8005d5e:	3001      	adds	r0, #1
 8005d60:	d09d      	beq.n	8005c9e <_printf_i+0x162>
 8005d62:	3501      	adds	r5, #1
 8005d64:	68e3      	ldr	r3, [r4, #12]
 8005d66:	9903      	ldr	r1, [sp, #12]
 8005d68:	1a5b      	subs	r3, r3, r1
 8005d6a:	42ab      	cmp	r3, r5
 8005d6c:	dcf2      	bgt.n	8005d54 <_printf_i+0x218>
 8005d6e:	e7eb      	b.n	8005d48 <_printf_i+0x20c>
 8005d70:	2500      	movs	r5, #0
 8005d72:	f104 0619 	add.w	r6, r4, #25
 8005d76:	e7f5      	b.n	8005d64 <_printf_i+0x228>
 8005d78:	08005f23 	.word	0x08005f23
 8005d7c:	08005f34 	.word	0x08005f34

08005d80 <memmove>:
 8005d80:	4288      	cmp	r0, r1
 8005d82:	b510      	push	{r4, lr}
 8005d84:	eb01 0402 	add.w	r4, r1, r2
 8005d88:	d902      	bls.n	8005d90 <memmove+0x10>
 8005d8a:	4284      	cmp	r4, r0
 8005d8c:	4623      	mov	r3, r4
 8005d8e:	d807      	bhi.n	8005da0 <memmove+0x20>
 8005d90:	1e43      	subs	r3, r0, #1
 8005d92:	42a1      	cmp	r1, r4
 8005d94:	d008      	beq.n	8005da8 <memmove+0x28>
 8005d96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d9e:	e7f8      	b.n	8005d92 <memmove+0x12>
 8005da0:	4601      	mov	r1, r0
 8005da2:	4402      	add	r2, r0
 8005da4:	428a      	cmp	r2, r1
 8005da6:	d100      	bne.n	8005daa <memmove+0x2a>
 8005da8:	bd10      	pop	{r4, pc}
 8005daa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005db2:	e7f7      	b.n	8005da4 <memmove+0x24>

08005db4 <_sbrk_r>:
 8005db4:	b538      	push	{r3, r4, r5, lr}
 8005db6:	2300      	movs	r3, #0
 8005db8:	4d05      	ldr	r5, [pc, #20]	; (8005dd0 <_sbrk_r+0x1c>)
 8005dba:	4604      	mov	r4, r0
 8005dbc:	4608      	mov	r0, r1
 8005dbe:	602b      	str	r3, [r5, #0]
 8005dc0:	f7fb f8a4 	bl	8000f0c <_sbrk>
 8005dc4:	1c43      	adds	r3, r0, #1
 8005dc6:	d102      	bne.n	8005dce <_sbrk_r+0x1a>
 8005dc8:	682b      	ldr	r3, [r5, #0]
 8005dca:	b103      	cbz	r3, 8005dce <_sbrk_r+0x1a>
 8005dcc:	6023      	str	r3, [r4, #0]
 8005dce:	bd38      	pop	{r3, r4, r5, pc}
 8005dd0:	200003a4 	.word	0x200003a4

08005dd4 <memchr>:
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	b510      	push	{r4, lr}
 8005dd8:	b2c9      	uxtb	r1, r1
 8005dda:	4402      	add	r2, r0
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	4618      	mov	r0, r3
 8005de0:	d101      	bne.n	8005de6 <memchr+0x12>
 8005de2:	2000      	movs	r0, #0
 8005de4:	e003      	b.n	8005dee <memchr+0x1a>
 8005de6:	7804      	ldrb	r4, [r0, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	428c      	cmp	r4, r1
 8005dec:	d1f6      	bne.n	8005ddc <memchr+0x8>
 8005dee:	bd10      	pop	{r4, pc}

08005df0 <memcpy>:
 8005df0:	440a      	add	r2, r1
 8005df2:	4291      	cmp	r1, r2
 8005df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005df8:	d100      	bne.n	8005dfc <memcpy+0xc>
 8005dfa:	4770      	bx	lr
 8005dfc:	b510      	push	{r4, lr}
 8005dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e02:	4291      	cmp	r1, r2
 8005e04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e08:	d1f9      	bne.n	8005dfe <memcpy+0xe>
 8005e0a:	bd10      	pop	{r4, pc}

08005e0c <_realloc_r>:
 8005e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e10:	4680      	mov	r8, r0
 8005e12:	4614      	mov	r4, r2
 8005e14:	460e      	mov	r6, r1
 8005e16:	b921      	cbnz	r1, 8005e22 <_realloc_r+0x16>
 8005e18:	4611      	mov	r1, r2
 8005e1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e1e:	f7ff bc37 	b.w	8005690 <_malloc_r>
 8005e22:	b92a      	cbnz	r2, 8005e30 <_realloc_r+0x24>
 8005e24:	f7ff fbcc 	bl	80055c0 <_free_r>
 8005e28:	4625      	mov	r5, r4
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e30:	f000 f81b 	bl	8005e6a <_malloc_usable_size_r>
 8005e34:	4284      	cmp	r4, r0
 8005e36:	4607      	mov	r7, r0
 8005e38:	d802      	bhi.n	8005e40 <_realloc_r+0x34>
 8005e3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e3e:	d812      	bhi.n	8005e66 <_realloc_r+0x5a>
 8005e40:	4621      	mov	r1, r4
 8005e42:	4640      	mov	r0, r8
 8005e44:	f7ff fc24 	bl	8005690 <_malloc_r>
 8005e48:	4605      	mov	r5, r0
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d0ed      	beq.n	8005e2a <_realloc_r+0x1e>
 8005e4e:	42bc      	cmp	r4, r7
 8005e50:	4622      	mov	r2, r4
 8005e52:	4631      	mov	r1, r6
 8005e54:	bf28      	it	cs
 8005e56:	463a      	movcs	r2, r7
 8005e58:	f7ff ffca 	bl	8005df0 <memcpy>
 8005e5c:	4631      	mov	r1, r6
 8005e5e:	4640      	mov	r0, r8
 8005e60:	f7ff fbae 	bl	80055c0 <_free_r>
 8005e64:	e7e1      	b.n	8005e2a <_realloc_r+0x1e>
 8005e66:	4635      	mov	r5, r6
 8005e68:	e7df      	b.n	8005e2a <_realloc_r+0x1e>

08005e6a <_malloc_usable_size_r>:
 8005e6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e6e:	1f18      	subs	r0, r3, #4
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	bfbc      	itt	lt
 8005e74:	580b      	ldrlt	r3, [r1, r0]
 8005e76:	18c0      	addlt	r0, r0, r3
 8005e78:	4770      	bx	lr
	...

08005e7c <_init>:
 8005e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e7e:	bf00      	nop
 8005e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e82:	bc08      	pop	{r3}
 8005e84:	469e      	mov	lr, r3
 8005e86:	4770      	bx	lr

08005e88 <_fini>:
 8005e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e8a:	bf00      	nop
 8005e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e8e:	bc08      	pop	{r3}
 8005e90:	469e      	mov	lr, r3
 8005e92:	4770      	bx	lr
