Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Apr  8 18:57:41 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-363816368.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.104        0.000                      0                20902        0.023        0.000                      0                20896       -0.320       -6.400                      20                  7209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 2.814        0.000                      0                   13        0.163        0.000                      0                   13        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.206        0.000                      0                  428        0.085        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.310        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -6.400                      20                    20  
hdmi_in0_pix_clk                                      0.389        0.000                      0                 2776        0.027        0.000                      0                 2776        2.117        0.000                       0                  1120  
hdmi_out0_pix_clk                                     0.759        0.000                      0                  605        0.121        0.000                      0                  605        2.117        0.000                       0                   269  
pix1p25x_clk                                          0.516        0.000                      0                  684        0.122        0.000                      0                  684        2.193        0.000                       0                   368  
sys_clk                                               0.104        0.000                      0                16164        0.023        0.000                      0                16164        2.500        0.000                       0                  5066  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                     videosoc_pll_clk200        3.758        0.000                      0                    1                                                                        
                     eth_rx_clk                 2.471        0.000                      0                    1                                                                        
                     eth_tx_clk                 2.344        0.000                      0                    1                                                                        
                     hdmi_in0_pix_clk           2.365        0.000                      0                    1                                                                        
                     pix1p25x_clk               1.980        0.000                      0                    1                                                                        
                     sys_clk                    2.448        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y8    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 videosoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.642ns (30.533%)  route 1.461ns (69.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y150       FDRE                                         r  videosoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.518     7.054 r  videosoc_ic_reset_reg/Q
                         net (fo=4, routed)           0.986     8.039    videosoc_ic_reset
    SLICE_X162Y149       LUT6 (Prop_lut6_I4_O)        0.124     8.163 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.475     8.638    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y150       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y150       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X162Y150       FDRE (Setup_fdre_C_D)       -0.031    11.452    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.642ns (36.497%)  route 1.117ns (63.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.738     7.804    videosoc_reset_counter[2]
    SLICE_X162Y149       LUT4 (Prop_lut4_I2_O)        0.124     7.928 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.307    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y149       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.642ns (36.497%)  route 1.117ns (63.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.738     7.804    videosoc_reset_counter[2]
    SLICE_X162Y149       LUT4 (Prop_lut4_I2_O)        0.124     7.928 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.307    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y149       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.642ns (36.497%)  route 1.117ns (63.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.738     7.804    videosoc_reset_counter[2]
    SLICE_X162Y149       LUT4 (Prop_lut4_I2_O)        0.124     7.928 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.307    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y149       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.642ns (36.497%)  route 1.117ns (63.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.738     7.804    videosoc_reset_counter[2]
    SLICE_X162Y149       LUT4 (Prop_lut4_I2_O)        0.124     7.928 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.307    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y149       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.581%)  route 0.640ns (60.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     6.967 r  FDPE_3/Q
                         net (fo=5, routed)           0.640     7.607    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.334    11.526    
                         clock uncertainty           -0.053    11.473    
    SLICE_X162Y149       FDSE (Setup_fdse_C_S)       -0.699    10.774    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.581%)  route 0.640ns (60.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     6.967 r  FDPE_3/Q
                         net (fo=5, routed)           0.640     7.607    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.334    11.526    
                         clock uncertainty           -0.053    11.473    
    SLICE_X162Y149       FDSE (Setup_fdse_C_S)       -0.699    10.774    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.581%)  route 0.640ns (60.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     6.967 r  FDPE_3/Q
                         net (fo=5, routed)           0.640     7.607    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.334    11.526    
                         clock uncertainty           -0.053    11.473    
    SLICE_X162Y149       FDSE (Setup_fdse_C_S)       -0.699    10.774    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.581%)  route 0.640ns (60.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.419     6.967 r  FDPE_3/Q
                         net (fo=5, routed)           0.640     7.607    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.334    11.526    
                         clock uncertainty           -0.053    11.473    
    SLICE_X162Y149       FDSE (Setup_fdse_C_S)       -0.699    10.774    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.642ns (40.877%)  route 0.929ns (59.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.518     7.066 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.929     7.995    videosoc_reset_counter[0]
    SLICE_X162Y149       LUT1 (Prop_lut1_I0_O)        0.124     8.119 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.119    videosoc_reset_counter0[0]
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y149       FDSE (Setup_fdse_C_D)        0.077    11.572    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.381%)  route 0.284ns (57.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.164     2.118 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.137     2.255    videosoc_reset_counter[0]
    SLICE_X162Y149       LUT6 (Prop_lut6_I1_O)        0.045     2.300 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.147     2.447    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y150       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y150       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.283     2.225    
    SLICE_X162Y150       FDRE (Hold_fdre_C_D)         0.059     2.284    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.287    videosoc_reset_counter[1]
    SLICE_X162Y149       LUT2 (Prop_lut2_I1_O)        0.101     2.388 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.388    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDSE (Hold_fdse_C_D)         0.131     2.085    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.291    videosoc_reset_counter[1]
    SLICE_X162Y149       LUT4 (Prop_lut4_I2_O)        0.101     2.392 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.392    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDSE (Hold_fdse_C_D)         0.131     2.085    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.291    videosoc_reset_counter[1]
    SLICE_X162Y149       LUT3 (Prop_lut3_I0_O)        0.098     2.389 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.389    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDSE (Hold_fdse_C_D)         0.121     2.075    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.128     2.082 r  FDPE_3/Q
                         net (fo=5, routed)           0.249     2.330    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.543     1.967    
    SLICE_X162Y149       FDSE (Hold_fdse_C_S)        -0.045     1.922    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.128     2.082 r  FDPE_3/Q
                         net (fo=5, routed)           0.249     2.330    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.543     1.967    
    SLICE_X162Y149       FDSE (Hold_fdse_C_S)        -0.045     1.922    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.128     2.082 r  FDPE_3/Q
                         net (fo=5, routed)           0.249     2.330    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.543     1.967    
    SLICE_X162Y149       FDSE (Hold_fdse_C_S)        -0.045     1.922    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE (Prop_fdpe_C_Q)         0.128     2.082 r  FDPE_3/Q
                         net (fo=5, routed)           0.249     2.330    clk200_rst
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.543     1.967    
    SLICE_X162Y149       FDSE (Hold_fdse_C_S)        -0.045     1.922    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.735%)  route 0.331ns (61.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.164     2.118 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.331     2.448    videosoc_reset_counter[0]
    SLICE_X162Y149       LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.493    videosoc_reset_counter0[0]
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDSE (Hold_fdse_C_D)         0.120     2.074    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.426%)  route 0.251ns (54.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDSE (Prop_fdse_C_Q)         0.164     2.118 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.135     2.253    videosoc_reset_counter[0]
    SLICE_X162Y149       LUT4 (Prop_lut4_I1_O)        0.045     2.298 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.414    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDSE (Hold_fdse_C_CE)       -0.016     1.938    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.476    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y149   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y149   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y150   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y149   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y149   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y149   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   videosoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y6   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.821ns (12.889%)  route 5.549ns (87.111%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.543 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.775     7.310    ethphy_rx_ctl
    SLICE_X87Y109        LUT6 (Prop_lut6_I5_O)        0.180     7.490 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.774     8.264    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X90Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.388 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.388    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X90Y107        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.543     9.543    eth_rx_clk
    SLICE_X90Y107        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X90Y107        FDRE (Setup_fdre_C_D)        0.077     9.593    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.821ns (12.883%)  route 5.552ns (87.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.543 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.460     6.995    ethphy_rx_ctl
    SLICE_X87Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.175 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.092     8.267    ethmac_preamble_checker_source_last
    SLICE_X90Y107        LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.391    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X90Y107        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.543     9.543    eth_rx_clk
    SLICE_X90Y107        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X90Y107        FDRE (Setup_fdre_C_D)        0.081     9.597    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.821ns (13.760%)  route 5.145ns (86.240%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          4.653     7.188    ethphy_rx_ctl
    SLICE_X82Y106        LUT6 (Prop_lut6_I0_O)        0.180     7.368 r  liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.492     7.860    liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.984 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     7.984    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X83Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.519     9.519    eth_rx_clk
    SLICE_X83Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.527    
                         clock uncertainty           -0.035     9.492    
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)        0.029     9.521    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.697ns (12.097%)  route 5.065ns (87.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.460     6.995    ethphy_rx_ctl
    SLICE_X87Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.175 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.605     7.780    ethmac_preamble_checker_source_last
    SLICE_X89Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.540     9.540    eth_rx_clk
    SLICE_X89Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.548    
                         clock uncertainty           -0.035     9.513    
    SLICE_X89Y106        FDRE (Setup_fdre_C_D)       -0.058     9.455    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.697ns (12.101%)  route 5.063ns (87.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.460     6.995    ethphy_rx_ctl
    SLICE_X87Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.175 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.603     7.777    ethmac_preamble_checker_source_last
    SLICE_X88Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.540     9.540    eth_rx_clk
    SLICE_X88Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.548    
                         clock uncertainty           -0.035     9.513    
    SLICE_X88Y106        FDRE (Setup_fdre_C_D)       -0.030     9.483    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.697ns (12.109%)  route 5.059ns (87.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 9.539 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.460     6.995    ethphy_rx_ctl
    SLICE_X87Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.175 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.599     7.774    ethmac_preamble_checker_source_last
    SLICE_X88Y108        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.539     9.539    eth_rx_clk
    SLICE_X88Y108        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X88Y108        FDRE (Setup_fdre_C_D)       -0.030     9.482    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.697ns (12.306%)  route 4.967ns (87.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.967     7.502    ethphy_rx_ctl
    SLICE_X87Y107        LUT6 (Prop_lut6_I0_O)        0.180     7.682 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.682    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X87Y107        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X87Y107        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.534    
                         clock uncertainty           -0.035     9.499    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.029     9.528    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.697ns (12.395%)  route 4.926ns (87.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 9.539 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.460     6.995    ethphy_rx_ctl
    SLICE_X87Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.175 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.466     7.641    ethmac_preamble_checker_source_last
    SLICE_X88Y107        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.539     9.539    eth_rx_clk
    SLICE_X88Y107        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)       -0.013     9.499    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_preamble_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.697ns (12.425%)  route 4.913ns (87.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          4.913     7.448    ethphy_rx_ctl
    SLICE_X87Y108        LUT4 (Prop_lut4_I1_O)        0.180     7.628 r  ethmac_ps_preamble_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.628    ethmac_ps_preamble_error_toggle_i_i_1_n_0
    SLICE_X87Y108        FDRE                                         r  ethmac_ps_preamble_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X87Y108        FDRE                                         r  ethmac_ps_preamble_error_toggle_i_reg/C
                         clock pessimism              0.008     9.534    
                         clock uncertainty           -0.035     9.499    
    SLICE_X87Y108        FDRE (Setup_fdre_C_D)        0.029     9.528    ethmac_ps_preamble_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.697ns (12.429%)  route 4.911ns (87.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          4.911     7.446    ethphy_rx_ctl
    SLICE_X87Y108        LUT5 (Prop_lut5_I4_O)        0.180     7.626 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.626    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X87Y108        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X87Y108        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.534    
                         clock uncertainty           -0.035     9.499    
    SLICE_X87Y108        FDRE (Setup_fdre_C_D)        0.031     9.530    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  1.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X85Y109        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.864    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X84Y109        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    storage_10_reg_0_7_0_5/WCLK
    SLICE_X84Y109        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X84Y109        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.779    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ethphy_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_preamble_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.109%)  route 0.290ns (60.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X82Y106        FDRE                                         r  ethphy_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethphy_source_valid_reg/Q
                         net (fo=11, routed)          0.290     0.995    ethphy_source_valid
    SLICE_X87Y108        LUT4 (Prop_lut4_I2_O)        0.045     1.040 r  ethmac_ps_preamble_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     1.040    ethmac_ps_preamble_error_toggle_i_i_1_n_0
    SLICE_X87Y108        FDRE                                         r  ethmac_ps_preamble_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.835     0.835    eth_rx_clk
    SLICE_X87Y108        FDRE                                         r  ethmac_ps_preamble_error_toggle_i_reg/C
                         clock pessimism             -0.005     0.830    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.091     0.921    ethmac_ps_preamble_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.576     0.576    eth_rx_clk
    SLICE_X91Y106        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.772    xilinxmultiregimpl7_regs0[0]
    SLICE_X91Y106        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    eth_rx_clk
    SLICE_X91Y106        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X91Y106        FDRE (Hold_fdre_C_D)         0.075     0.651    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y101   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y101   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X91Y106   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y110   storage_10_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X84Y109   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 3.022ns (43.999%)  route 3.846ns (56.001%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.327 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.096     5.423    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.547 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.840     6.388    ODDR_2_i_8_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.118     6.506 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.473     6.979    ODDR_2_i_4_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.305 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.436     8.741    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 3.029ns (44.346%)  route 3.801ns (55.654%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.327 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.204     5.530    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.654 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.833     6.487    ODDR_4_i_7_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.119     6.606 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.458     7.064    ODDR_4_i_4_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I3_O)        0.332     7.396 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.307     8.703    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 2.826ns (42.124%)  route 3.883ns (57.876%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.327 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.140     5.467    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.672     6.263    ODDR_2_i_9_n_0
    SLICE_X36Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.387 r  ODDR_2_i_7/O
                         net (fo=6, routed)           0.635     7.023    ODDR_2_i_7_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.147 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.435     8.582    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.826ns (44.289%)  route 3.555ns (55.711%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.327 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.191     5.517    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X42Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.740     6.381    ODDR_5_i_7_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.505 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.562     7.068    ODDR_5_i_5_n_0
    SLICE_X22Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.192 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.062     8.254    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 2.826ns (44.509%)  route 3.523ns (55.491%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.327 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.225     5.551    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.675 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.746     6.422    ODDR_4_i_8_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.546 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.159     6.704    ODDR_4_i_6_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.828 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.394     8.222    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 1.647ns (25.539%)  route 4.802ns (74.461%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 9.745 - 8.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.912     1.912    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.478     2.390 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     3.074    xilinxmultiregimpl4_regs1[2]
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.301     3.375 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.943    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.067 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.582     4.648    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.772 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.431     5.203    ethmac_padding_inserter_source_valid
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.124     5.327 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.297     5.625    ethmac_crc32_inserter_source_valid
    SLICE_X37Y78         LUT4 (Prop_lut4_I1_O)        0.124     5.749 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.455     6.204    ethmac_preamble_inserter_sink_ready
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.321     6.649    ethmac_tx_converter_converter_mux0
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.773 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.729     7.502    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.736     8.361    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.745     9.745    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.834    
                         clock uncertainty           -0.069     9.765    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.199    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 2.702ns (43.005%)  route 3.581ns (56.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.327 r  storage_11_reg/DOADO[17]
                         net (fo=1, routed)           1.157     5.484    ethmac_tx_converter_converter_sink_payload_data_reg[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.608 r  ODDR_3_i_5/O
                         net (fo=2, routed)           0.853     6.461    ODDR_3_i_5_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.571     8.156    ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.702ns (43.531%)  route 3.505ns (56.469%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.873     1.873    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.327 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.204     5.530    ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X42Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  ODDR_5_i_4/O
                         net (fo=2, routed)           0.865     6.520    ODDR_5_i_4_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.644 r  ODDR_5_i_1/O
                         net (fo=1, routed)           1.436     8.080    ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 1.647ns (26.252%)  route 4.627ns (73.748%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 9.745 - 8.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.912     1.912    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.478     2.390 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     3.074    xilinxmultiregimpl4_regs1[2]
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.301     3.375 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.943    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.067 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.582     4.648    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.772 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.431     5.203    ethmac_padding_inserter_source_valid
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.124     5.327 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.297     5.625    ethmac_crc32_inserter_source_valid
    SLICE_X37Y78         LUT4 (Prop_lut4_I1_O)        0.124     5.749 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.455     6.204    ethmac_preamble_inserter_sink_ready
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.465     6.792    ethmac_tx_converter_converter_mux0
    SLICE_X41Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.916 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.457     7.373    storage_11_reg_i_46_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.497 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.689     8.186    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.745     9.745    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.834    
                         clock uncertainty           -0.069     9.765    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.199    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.647ns (26.460%)  route 4.577ns (73.540%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 9.745 - 8.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.912     1.912    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.478     2.390 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     3.074    xilinxmultiregimpl4_regs1[2]
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.301     3.375 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.943    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.067 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.582     4.648    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.772 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.431     5.203    ethmac_padding_inserter_source_valid
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.124     5.327 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.297     5.625    ethmac_crc32_inserter_source_valid
    SLICE_X37Y78         LUT4 (Prop_lut4_I1_O)        0.124     5.749 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.455     6.204    ethmac_preamble_inserter_sink_ready
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.321     6.649    ethmac_tx_converter_converter_mux0
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.773 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.572     7.346    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.470 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.667     8.137    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.745     9.745    eth_tx_clk
    RAMB36_X2Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.834    
                         clock uncertainty           -0.069     9.765    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.199    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  1.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.671     0.671    eth_tx_clk
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.868    xilinxmultiregimpl4_regs0[6]
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.944     0.944    eth_tx_clk
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.272     0.671    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.076     0.747    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.671     0.671    eth_tx_clk
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.868    xilinxmultiregimpl4_regs0[0]
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.944     0.944    eth_tx_clk
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.272     0.671    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.075     0.746    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.672     0.672    eth_tx_clk
    SLICE_X39Y77         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.869    xilinxmultiregimpl4_regs0[3]
    SLICE_X39Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.945     0.945    eth_tx_clk
    SLICE_X39Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.272     0.672    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.075     0.747    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.672     0.672    eth_tx_clk
    SLICE_X39Y77         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.869    xilinxmultiregimpl4_regs0[4]
    SLICE_X39Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.945     0.945    eth_tx_clk
    SLICE_X39Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.272     0.672    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.071     0.743    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.671     0.671    eth_tx_clk
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.868    xilinxmultiregimpl4_regs0[5]
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.944     0.944    eth_tx_clk
    SLICE_X37Y76         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.272     0.671    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.071     0.742    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.670     0.670    eth_tx_clk
    SLICE_X41Y76         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.811 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.074     0.885    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.930 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.930    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X40Y76         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.943     0.943    eth_tx_clk
    SLICE_X40Y76         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.259     0.683    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.121     0.804    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.672     0.672    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.164     0.836 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.892    xilinxmultiregimpl4_regs0[1]
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.945     0.945    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.272     0.672    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.060     0.732    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.672     0.672    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.164     0.836 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.892    xilinxmultiregimpl4_regs0[2]
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.945     0.945    eth_tx_clk
    SLICE_X40Y77         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.272     0.672    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.053     0.725    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.173%)  route 0.171ns (47.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.676     0.676    eth_tx_clk
    SLICE_X31Y78         FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.141     0.817 r  ethmac_crc32_inserter_reg_reg[9]/Q
                         net (fo=2, routed)           0.171     0.988    p_24_in
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.033 r  ethmac_crc32_inserter_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.033    ethmac_crc32_inserter_next_reg[17]
    SLICE_X32Y78         FDSE                                         r  ethmac_crc32_inserter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.949     0.949    eth_tx_clk
    SLICE_X32Y78         FDSE                                         r  ethmac_crc32_inserter_reg_reg[17]/C
                         clock pessimism             -0.237     0.711    
    SLICE_X32Y78         FDSE (Hold_fdse_C_D)         0.092     0.803    ethmac_crc32_inserter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X22Y78         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.164     0.844 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.149     0.994    ethmac_preamble_inserter_cnt[1]
    SLICE_X22Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.039 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.039    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X22Y78         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X22Y78         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.273     0.680    
    SLICE_X22Y78         FDRE (Hold_fdre_C_D)         0.121     0.801    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y15   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X75Y101  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X75Y101  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y76   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y77   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y77   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y77   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y79   ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76   ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y77   ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y77   ethmac_crc32_inserter_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76   ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y77   ethmac_crc32_inserter_reg_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y79   ethmac_crc32_inserter_reg_reg[24]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y79   ethmac_crc32_inserter_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y78   liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y78   liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y77   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y77   ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y78   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y78   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y77   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X32Y78   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X32Y78   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y77   ethmac_crc32_inserter_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           20  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -6.400ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.478ns (8.593%)  route 5.084ns (91.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.435 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         5.084     7.378    hdmi_in0_pix_rst
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.701     8.435    hdmi_in0_pix_clk
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[49]/C
                         clock pessimism              0.000     8.435    
                         clock uncertainty           -0.068     8.366    
    SLICE_X157Y155       FDRE (Setup_fdre_C_R)       -0.600     7.766    frame_cur_word_reg[49]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.478ns (8.593%)  route 5.084ns (91.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.435 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         5.084     7.378    hdmi_in0_pix_rst
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.701     8.435    hdmi_in0_pix_clk
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[51]/C
                         clock pessimism              0.000     8.435    
                         clock uncertainty           -0.068     8.366    
    SLICE_X157Y155       FDRE (Setup_fdre_C_R)       -0.600     7.766    frame_cur_word_reg[51]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.478ns (8.593%)  route 5.084ns (91.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.435 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         5.084     7.378    hdmi_in0_pix_rst
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.701     8.435    hdmi_in0_pix_clk
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[53]/C
                         clock pessimism              0.000     8.435    
                         clock uncertainty           -0.068     8.366    
    SLICE_X157Y155       FDRE (Setup_fdre_C_R)       -0.600     7.766    frame_cur_word_reg[53]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.478ns (8.593%)  route 5.084ns (91.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.435 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         5.084     7.378    hdmi_in0_pix_rst
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.701     8.435    hdmi_in0_pix_clk
    SLICE_X157Y155       FDRE                                         r  frame_cur_word_reg[55]/C
                         clock pessimism              0.000     8.435    
                         clock uncertainty           -0.068     8.366    
    SLICE_X157Y155       FDRE (Setup_fdre_C_R)       -0.600     7.766    frame_cur_word_reg[55]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.478ns (8.781%)  route 4.966ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         4.966     7.259    hdmi_in0_pix_rst
    SLICE_X155Y159       FDRE                                         r  frame_cur_word_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X155Y159       FDRE                                         r  frame_cur_word_reg[40]/C
                         clock pessimism              0.000     8.359    
                         clock uncertainty           -0.068     8.290    
    SLICE_X155Y159       FDRE (Setup_fdre_C_R)       -0.600     7.690    frame_cur_word_reg[40]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.478ns (8.781%)  route 4.966ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         4.966     7.259    hdmi_in0_pix_rst
    SLICE_X155Y159       FDRE                                         r  frame_cur_word_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X155Y159       FDRE                                         r  frame_cur_word_reg[46]/C
                         clock pessimism              0.000     8.359    
                         clock uncertainty           -0.068     8.290    
    SLICE_X155Y159       FDRE (Setup_fdre_C_R)       -0.600     7.690    frame_cur_word_reg[46]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.478ns (8.802%)  route 4.952ns (91.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         4.952     7.246    hdmi_in0_pix_rst
    SLICE_X153Y151       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X153Y151       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[0]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.068     8.292    
    SLICE_X153Y151       FDRE (Setup_fdre_C_R)       -0.600     7.692    frame_fifo_graycounter0_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.478ns (8.802%)  route 4.952ns (91.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         4.952     7.246    hdmi_in0_pix_rst
    SLICE_X153Y151       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X153Y151       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[1]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.068     8.292    
    SLICE_X153Y151       FDRE (Setup_fdre_C_R)       -0.600     7.692    frame_fifo_graycounter0_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.478ns (8.802%)  route 4.952ns (91.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         4.952     7.246    hdmi_in0_pix_rst
    SLICE_X153Y151       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X153Y151       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[3]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.068     8.292    
    SLICE_X153Y151       FDRE (Setup_fdre_C_R)       -0.600     7.692    frame_fifo_graycounter0_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_sink_payload_sof_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.478ns (8.802%)  route 4.952ns (91.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.815     1.815    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_11/Q
                         net (fo=850, routed)         4.952     7.246    hdmi_in0_pix_rst
    SLICE_X153Y151       FDRE                                         r  frame_fifo_sink_payload_sof_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X153Y151       FDRE                                         r  frame_fifo_sink_payload_sof_reg/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.068     8.292    
    SLICE_X153Y151       FDRE (Setup_fdre_C_R)       -0.600     7.692    frame_fifo_sink_payload_sof_reg
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  0.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_record1_rgb_n_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_record2_rgb_n_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.053%)  route 0.240ns (62.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  frame_rgb2ycbcr_record1_rgb_n_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  frame_rgb2ycbcr_record1_rgb_n_b_reg[1]/Q
                         net (fo=1, routed)           0.240     1.001    frame_rgb2ycbcr_record1_rgb_n_b[1]
    SLICE_X144Y150       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X144Y150       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_b_reg[1]/C
                         clock pessimism              0.000     0.890    
    SLICE_X144Y150       FDRE (Hold_fdre_C_D)         0.084     0.974    frame_rgb2ycbcr_record2_rgb_n_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMC/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMC_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMS32                                       r  storage_16_reg_0_7_18_20/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMS32                                       r  storage_16_reg_0_7_18_20/RAMD/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=27, routed)          0.228     0.990    storage_16_reg_0_7_18_20/ADDRD0
    SLICE_X152Y143       RAMS32                                       r  storage_16_reg_0_7_18_20/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y143       RAMS32                                       r  storage_16_reg_0_7_18_20/RAMD_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X152Y143       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.944    storage_16_reg_0_7_18_20/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_record1_rgb_n_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_record2_rgb_n_g_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.275%)  route 0.248ns (63.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y148       FDRE                                         r  frame_rgb2ycbcr_record1_rgb_n_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y148       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  frame_rgb2ycbcr_record1_rgb_n_g_reg[4]/Q
                         net (fo=1, routed)           0.248     1.009    frame_rgb2ycbcr_record1_rgb_n_g[4]
    SLICE_X141Y151       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.888     0.888    hdmi_in0_pix_clk
    SLICE_X141Y151       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_g_reg[4]/C
                         clock pessimism              0.000     0.888    
    SLICE_X141Y151       FDRE (Hold_fdre_C_D)         0.070     0.958    frame_rgb2ycbcr_record2_rgb_n_g_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y63     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y62     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_16_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_18_20/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y141  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 3.314ns (56.046%)  route 2.599ns (43.954%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.752     1.752    hdmi_out0_pix_clk
    SLICE_X151Y112       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y112       FDRE (Prop_fdre_C_Q)         0.456     2.208 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.084     3.293    storage_23_reg_0_1_126_131/ADDRC0
    SLICE_X150Y109       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.446 f  storage_23_reg_0_1_126_131/RAMC/O
                         net (fo=2, routed)           0.554     4.000    hdmi_out0_core_dmareader_sink_payload_length[2]
    SLICE_X149Y112       LUT1 (Prop_lut1_I0_O)        0.331     4.331 r  videoout_state_i_48/O
                         net (fo=1, routed)           0.000     4.331    videoout_state_i_48_n_0
    SLICE_X149Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.863 r  videoout_state_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.863    videoout_state_reg_i_28_n_0
    SLICE_X149Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.977 r  videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.977    videoout_state_reg_i_27_n_0
    SLICE_X149Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.091 r  videoout_state_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.091    videoout_state_reg_i_19_n_0
    SLICE_X149Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.205    videoout_state_reg_i_18_n_0
    SLICE_X149Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  videoout_state_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.319    videoout_state_reg_i_17_n_0
    SLICE_X149Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 r  videoout_state_reg_i_12/O[0]
                         net (fo=1, routed)           0.672     6.213    videoout_next_state1[21]
    SLICE_X148Y117       LUT6 (Prop_lut6_I1_O)        0.299     6.512 r  videoout_state_i_7/O
                         net (fo=1, routed)           0.000     6.512    videoout_state_i_7_n_0
    SLICE_X148Y117       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.888 r  videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.888    videoout_state_reg_i_3_n_0
    SLICE_X148Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.045 f  videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.288     7.333    videoout_next_state0
    SLICE_X151Y118       LUT5 (Prop_lut5_I1_O)        0.332     7.665 r  videoout_state_i_1/O
                         net (fo=1, routed)           0.000     7.665    videoout_state_i_1_n_0
    SLICE_X151Y118       FDRE                                         r  videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X151Y118       FDRE                                         r  videoout_state_reg/C
                         clock pessimism              0.095     8.455    
                         clock uncertainty           -0.062     8.394    
    SLICE_X151Y118       FDRE (Setup_fdre_C_D)        0.031     8.425    videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 2.666ns (45.318%)  route 3.217ns (54.682%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.742     1.742    hdmi_out0_pix_clk
    SLICE_X144Y120       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y120       FDRE (Prop_fdre_C_Q)         0.478     2.220 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.142     3.362    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y120       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.330     3.692 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.287     3.979    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X145Y120       LUT4 (Prop_lut4_I2_O)        0.331     4.310 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.469     4.779    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X145Y120       LUT5 (Prop_lut5_I4_O)        0.124     4.903 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.264     5.167    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X145Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.291 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.311     5.602    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y119       LUT6 (Prop_lut6_I0_O)        0.124     5.726 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.236     5.962    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X144Y119       LUT1 (Prop_lut1_I0_O)        0.124     6.086 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.509     6.594    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.174 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X143Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X143Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.625 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.625    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X143Y122       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.619     8.353    hdmi_out0_pix_clk
    SLICE_X143Y122       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.433    
                         clock uncertainty           -0.062     8.372    
    SLICE_X143Y122       FDRE (Setup_fdre_C_D)        0.062     8.434    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.663ns (45.290%)  route 3.217ns (54.710%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.742     1.742    hdmi_out0_pix_clk
    SLICE_X144Y120       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y120       FDRE (Prop_fdre_C_Q)         0.478     2.220 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.142     3.362    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y120       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.330     3.692 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.287     3.979    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X145Y120       LUT4 (Prop_lut4_I2_O)        0.331     4.310 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.469     4.779    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X145Y120       LUT5 (Prop_lut5_I4_O)        0.124     4.903 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.264     5.167    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X145Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.291 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.311     5.602    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y119       LUT6 (Prop_lut6_I0_O)        0.124     5.726 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.236     5.962    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X144Y119       LUT1 (Prop_lut1_I0_O)        0.124     6.086 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.509     6.594    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.174 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X143Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.622 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.622    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X143Y121       FDRE (Setup_fdre_C_D)        0.062     8.436    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 2.577ns (46.540%)  route 2.960ns (53.460%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 8.352 - 6.734 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.752     1.752    hdmi_out0_pix_clk
    SLICE_X151Y112       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y112       FDRE (Prop_fdre_C_Q)         0.456     2.208 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.318     3.527    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X146Y116       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.677 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.667     4.344    hdmi_out0_core_dmareader_sink_payload_base[6]
    SLICE_X147Y116       LUT2 (Prop_lut2_I0_O)        0.328     4.672 r  storage_20_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.000     4.672    storage_20_reg_0_3_0_5_i_14_n_0
    SLICE_X147Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.222 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.222    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X147Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.336    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.450    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.564    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X147Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.678 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.678    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X147Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.012 r  storage_20_reg_0_3_18_23_i_8/O[1]
                         net (fo=1, routed)           0.408     6.420    hdmi_out0_core_dmareader_sink_sink_payload_address[25]
    SLICE_X147Y122       LUT5 (Prop_lut5_I4_O)        0.303     6.723 r  storage_20_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.567     7.290    storage_20_reg_0_3_18_23/DIC1
    SLICE_X146Y124       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.618     8.352    storage_20_reg_0_3_18_23/WCLK
    SLICE_X146Y124       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.080     8.432    
                         clock uncertainty           -0.062     8.371    
    SLICE_X146Y124       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.122    storage_20_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.642ns (45.094%)  route 3.217ns (54.906%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.742     1.742    hdmi_out0_pix_clk
    SLICE_X144Y120       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y120       FDRE (Prop_fdre_C_Q)         0.478     2.220 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.142     3.362    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y120       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.330     3.692 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.287     3.979    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X145Y120       LUT4 (Prop_lut4_I2_O)        0.331     4.310 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.469     4.779    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X145Y120       LUT5 (Prop_lut5_I4_O)        0.124     4.903 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.264     5.167    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X145Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.291 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.311     5.602    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y119       LUT6 (Prop_lut6_I0_O)        0.124     5.726 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.236     5.962    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X144Y119       LUT1 (Prop_lut1_I0_O)        0.124     6.086 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.509     6.594    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.174 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X143Y121       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.601 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.601    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X143Y121       FDRE (Setup_fdre_C_D)        0.062     8.436    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.463ns (44.994%)  route 3.011ns (55.006%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 8.352 - 6.734 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.752     1.752    hdmi_out0_pix_clk
    SLICE_X151Y112       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y112       FDRE (Prop_fdre_C_Q)         0.456     2.208 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.318     3.527    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X146Y116       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.677 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.667     4.344    hdmi_out0_core_dmareader_sink_payload_base[6]
    SLICE_X147Y116       LUT2 (Prop_lut2_I0_O)        0.328     4.672 r  storage_20_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.000     4.672    storage_20_reg_0_3_0_5_i_14_n_0
    SLICE_X147Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.222 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.222    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X147Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.336    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.450    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X147Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.564    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X147Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.898 r  storage_20_reg_0_3_18_23_i_7/O[1]
                         net (fo=1, routed)           0.560     6.458    hdmi_out0_core_dmareader_sink_sink_payload_address[21]
    SLICE_X145Y123       LUT5 (Prop_lut5_I4_O)        0.303     6.761 r  storage_20_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.465     7.226    storage_20_reg_0_3_18_23/DIA1
    SLICE_X146Y124       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.618     8.352    storage_20_reg_0_3_18_23/WCLK
    SLICE_X146Y124       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.080     8.432    
                         clock uncertainty           -0.062     8.371    
    SLICE_X146Y124       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.113    storage_20_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 2.568ns (44.391%)  route 3.217ns (55.609%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.742     1.742    hdmi_out0_pix_clk
    SLICE_X144Y120       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y120       FDRE (Prop_fdre_C_Q)         0.478     2.220 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.142     3.362    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y120       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.330     3.692 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.287     3.979    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X145Y120       LUT4 (Prop_lut4_I2_O)        0.331     4.310 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.469     4.779    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X145Y120       LUT5 (Prop_lut5_I4_O)        0.124     4.903 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.264     5.167    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X145Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.291 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.311     5.602    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y119       LUT6 (Prop_lut6_I0_O)        0.124     5.726 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.236     5.962    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X144Y119       LUT1 (Prop_lut1_I0_O)        0.124     6.086 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.509     6.594    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.174 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X143Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.527 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.527    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X143Y121       FDRE (Setup_fdre_C_D)        0.062     8.436    hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.235ns (41.020%)  route 3.214ns (58.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.752     1.752    hdmi_out0_pix_clk
    SLICE_X151Y112       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y112       FDRE (Prop_fdre_C_Q)         0.456     2.208 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.318     3.527    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X146Y116       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.677 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.667     4.344    hdmi_out0_core_dmareader_sink_payload_base[6]
    SLICE_X147Y116       LUT2 (Prop_lut2_I0_O)        0.328     4.672 r  storage_20_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.000     4.672    storage_20_reg_0_3_0_5_i_14_n_0
    SLICE_X147Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.222 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.222    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X147Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.336    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X147Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.670 r  storage_20_reg_0_3_6_11_i_8/O[1]
                         net (fo=1, routed)           0.716     6.386    hdmi_out0_core_dmareader_sink_sink_payload_address[13]
    SLICE_X145Y122       LUT5 (Prop_lut5_I4_O)        0.303     6.689 r  storage_20_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.512     7.201    storage_20_reg_0_3_6_11/DIC1
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    storage_20_reg_0_3_6_11/WCLK
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X146Y122       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.125    storage_20_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 2.552ns (44.237%)  route 3.217ns (55.763%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.742     1.742    hdmi_out0_pix_clk
    SLICE_X144Y120       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y120       FDRE (Prop_fdre_C_Q)         0.478     2.220 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.142     3.362    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y120       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.330     3.692 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.287     3.979    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X145Y120       LUT4 (Prop_lut4_I2_O)        0.331     4.310 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.469     4.779    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X145Y120       LUT5 (Prop_lut5_I4_O)        0.124     4.903 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.264     5.167    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X145Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.291 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.311     5.602    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y119       LUT6 (Prop_lut6_I0_O)        0.124     5.726 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.236     5.962    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X144Y119       LUT1 (Prop_lut1_I0_O)        0.124     6.086 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.509     6.594    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.174 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X143Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.511 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.511    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X143Y121       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X143Y121       FDRE (Setup_fdre_C_D)        0.062     8.436    hdmi_out0_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.549ns (44.208%)  route 3.217ns (55.792%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.742     1.742    hdmi_out0_pix_clk
    SLICE_X144Y120       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y120       FDRE (Prop_fdre_C_Q)         0.478     2.220 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.142     3.362    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y120       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.330     3.692 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.287     3.979    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X145Y120       LUT4 (Prop_lut4_I2_O)        0.331     4.310 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.469     4.779    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X145Y120       LUT5 (Prop_lut5_I4_O)        0.124     4.903 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.264     5.167    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X145Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.291 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.311     5.602    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y119       LUT6 (Prop_lut6_I0_O)        0.124     5.726 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.236     5.962    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X144Y119       LUT1 (Prop_lut1_I0_O)        0.124     6.086 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.509     6.594    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.174 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.508    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_6
    SLICE_X143Y120       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X143Y120       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X143Y120       FDRE (Setup_fdre_C_D)        0.062     8.437    hdmi_out0_core_dmareader_fifo_level0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl52_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl52_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y117       FDRE                                         r  xilinxmultiregimpl52_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y117       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  xilinxmultiregimpl52_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.808    xilinxmultiregimpl52_regs0[4]
    SLICE_X141Y117       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.882     0.882    hdmi_out0_pix_clk
    SLICE_X141Y117       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[4]/C
                         clock pessimism             -0.270     0.612    
    SLICE_X141Y117       FDRE (Hold_fdre_C_D)         0.076     0.688    xilinxmultiregimpl52_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X145Y125       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  xilinxmultiregimpl51_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.803    xilinxmultiregimpl51_regs0[0]
    SLICE_X145Y125       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    hdmi_out0_pix_clk
    SLICE_X145Y125       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/C
                         clock pessimism             -0.269     0.607    
    SLICE_X145Y125       FDRE (Hold_fdre_C_D)         0.075     0.682    xilinxmultiregimpl51_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X147Y123       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y123       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  xilinxmultiregimpl51_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.804    xilinxmultiregimpl51_regs0[1]
    SLICE_X147Y123       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.877     0.877    hdmi_out0_pix_clk
    SLICE_X147Y123       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[1]/C
                         clock pessimism             -0.269     0.608    
    SLICE_X147Y123       FDRE (Hold_fdre_C_D)         0.075     0.683    xilinxmultiregimpl51_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl52_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl52_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y117       FDRE                                         r  xilinxmultiregimpl52_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y117       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  xilinxmultiregimpl52_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.808    xilinxmultiregimpl52_regs0[2]
    SLICE_X141Y117       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.882     0.882    hdmi_out0_pix_clk
    SLICE_X141Y117       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[2]/C
                         clock pessimism             -0.270     0.612    
    SLICE_X141Y117       FDRE (Hold_fdre_C_D)         0.075     0.687    xilinxmultiregimpl52_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl57_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl57_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.639     0.639    hdmi_out0_pix_clk
    SLICE_X157Y119       FDRE                                         r  xilinxmultiregimpl57_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y119       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  xilinxmultiregimpl57_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.835    xilinxmultiregimpl57_regs0
    SLICE_X157Y119       FDRE                                         r  xilinxmultiregimpl57_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.910     0.910    hdmi_out0_pix_clk
    SLICE_X157Y119       FDRE                                         r  xilinxmultiregimpl57_regs1_reg/C
                         clock pessimism             -0.271     0.639    
    SLICE_X157Y119       FDRE (Hold_fdre_C_D)         0.075     0.714    xilinxmultiregimpl57_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.710%)  route 0.283ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X144Y123       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y123       FDRE (Prop_fdre_C_Q)         0.164     0.772 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.283     1.054    storage_20_reg_0_3_6_11/ADDRD1
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.879     0.879    storage_20_reg_0_3_6_11/WCLK
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.623    
    SLICE_X146Y122       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.932    storage_20_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.710%)  route 0.283ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X144Y123       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y123       FDRE (Prop_fdre_C_Q)         0.164     0.772 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.283     1.054    storage_20_reg_0_3_6_11/ADDRD1
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.879     0.879    storage_20_reg_0_3_6_11/WCLK
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.623    
    SLICE_X146Y122       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.932    storage_20_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.710%)  route 0.283ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X144Y123       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y123       FDRE (Prop_fdre_C_Q)         0.164     0.772 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.283     1.054    storage_20_reg_0_3_6_11/ADDRD1
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.879     0.879    storage_20_reg_0_3_6_11/WCLK
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.623    
    SLICE_X146Y122       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.932    storage_20_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.710%)  route 0.283ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X144Y123       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y123       FDRE (Prop_fdre_C_Q)         0.164     0.772 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.283     1.054    storage_20_reg_0_3_6_11/ADDRD1
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.879     0.879    storage_20_reg_0_3_6_11/WCLK
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.623    
    SLICE_X146Y122       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.932    storage_20_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.710%)  route 0.283ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X144Y123       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y123       FDRE (Prop_fdre_C_Q)         0.164     0.772 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.283     1.054    storage_20_reg_0_3_6_11/ADDRD1
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.879     0.879    storage_20_reg_0_3_6_11/WCLK
    SLICE_X146Y122       RAMD32                                       r  storage_20_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.623    
    SLICE_X146Y122       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.932    storage_20_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y119  hdmi_out0_core_dmareader_fifo_level0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y121  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y121  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y122  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y119  hdmi_out0_core_dmareader_fifo_level0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y119  hdmi_out0_core_dmareader_fifo_level0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y119  hdmi_out0_core_dmareader_fifo_level0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y120  hdmi_out0_core_dmareader_fifo_level0_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y120  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X143Y120  hdmi_out0_core_dmareader_fifo_level0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y124  storage_20_reg_0_3_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y123  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.985ns (40.689%)  route 2.893ns (59.311%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.448 r  ISERDESE2_18/Q8
                         net (fo=13, routed)          1.171     2.619    s7datacapture1_serdes_m_q[0]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.743 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.638     3.382    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.315     3.821    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.945 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.769     4.713    s7datacapture1_inc
    SLICE_X162Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.837    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.350 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y139       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.673 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.673    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X162Y139       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y139       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.066     6.081    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.109     6.190    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.190    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.901ns (39.650%)  route 2.893ns (60.350%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.448 r  ISERDESE2_18/Q8
                         net (fo=13, routed)          1.171     2.619    s7datacapture1_serdes_m_q[0]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.743 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.638     3.382    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.315     3.821    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.945 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.769     4.713    s7datacapture1_inc
    SLICE_X162Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.837    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.350 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y139       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.589 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.589    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X162Y139       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y139       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.066     6.081    
    SLICE_X162Y139       FDSE (Setup_fdse_C_D)        0.109     6.190    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.190    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.881ns (39.397%)  route 2.893ns (60.603%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.448 r  ISERDESE2_18/Q8
                         net (fo=13, routed)          1.171     2.619    s7datacapture1_serdes_m_q[0]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.743 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.638     3.382    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.315     3.821    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.945 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.769     4.713    s7datacapture1_inc
    SLICE_X162Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.837    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.350 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y139       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.569 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.569    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X162Y139       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y139       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.066     6.081    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.109     6.190    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.190    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 2.015ns (42.979%)  route 2.673ns (57.021%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_20/Q6
                         net (fo=13, routed)          1.256     2.705    s7datacapture2_serdes_m_q[2]
    SLICE_X162Y146       LUT6 (Prop_lut6_I2_O)        0.124     2.829 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.498     3.328    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     3.452 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.300     3.752    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.876 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.619     4.494    s7datacapture2_inc
    SLICE_X160Y142       LUT2 (Prop_lut2_I1_O)        0.124     4.618 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.618    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.150 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.150    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.484 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.484    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X160Y143       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)        0.062     6.145    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.757ns (37.781%)  route 2.893ns (62.219%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 6.146 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.448 r  ISERDESE2_18/Q8
                         net (fo=13, routed)          1.171     2.619    s7datacapture1_serdes_m_q[0]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.743 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.638     3.382    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.315     3.821    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.945 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.769     4.713    s7datacapture1_inc
    SLICE_X162Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.837    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y138       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.445 r  s7datacapture1_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.445    s7datacapture1_lateness_reg[4]_i_1_n_4
    SLICE_X162Y138       FDRE                                         r  s7datacapture1_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.759     6.146    pix1p25x_clk
    SLICE_X162Y138       FDRE                                         r  s7datacapture1_lateness_reg[4]/C
                         clock pessimism              0.000     6.146    
                         clock uncertainty           -0.066     6.080    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.109     6.189    s7datacapture1_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.920ns (41.800%)  route 2.673ns (58.200%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_20/Q6
                         net (fo=13, routed)          1.256     2.705    s7datacapture2_serdes_m_q[2]
    SLICE_X162Y146       LUT6 (Prop_lut6_I2_O)        0.124     2.829 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.498     3.328    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     3.452 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.300     3.752    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.876 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.619     4.494    s7datacapture2_inc
    SLICE_X160Y142       LUT2 (Prop_lut2_I1_O)        0.124     4.618 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.618    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.150 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.150    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.389 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.389    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X160Y143       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X160Y143       FDSE (Setup_fdse_C_D)        0.062     6.145    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.904ns (41.596%)  route 2.673ns (58.404%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_20/Q6
                         net (fo=13, routed)          1.256     2.705    s7datacapture2_serdes_m_q[2]
    SLICE_X162Y146       LUT6 (Prop_lut6_I2_O)        0.124     2.829 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.498     3.328    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     3.452 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.300     3.752    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.876 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.619     4.494    s7datacapture2_inc
    SLICE_X160Y142       LUT2 (Prop_lut2_I1_O)        0.124     4.618 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.618    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.150 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.150    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.373 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.373    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X160Y143       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)        0.062     6.145    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.693ns (36.913%)  route 2.893ns (63.087%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 6.146 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.448 r  ISERDESE2_18/Q8
                         net (fo=13, routed)          1.171     2.619    s7datacapture1_serdes_m_q[0]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.743 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.638     3.382    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.315     3.821    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.945 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.769     4.713    s7datacapture1_inc
    SLICE_X162Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.837    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y138       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.381 r  s7datacapture1_lateness_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.381    s7datacapture1_lateness_reg[4]_i_1_n_5
    SLICE_X162Y138       FDRE                                         r  s7datacapture1_lateness_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.759     6.146    pix1p25x_clk
    SLICE_X162Y138       FDRE                                         r  s7datacapture1_lateness_reg[3]/C
                         clock pessimism              0.000     6.146    
                         clock uncertainty           -0.066     6.080    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.109     6.189    s7datacapture1_lateness_reg[3]
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 2.015ns (44.897%)  route 2.473ns (55.103%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 6.139 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.440 r  ISERDESE2_16/Q3
                         net (fo=13, routed)          1.259     2.699    p_9_in[5]
    SLICE_X162Y132       LUT6 (Prop_lut6_I2_O)        0.124     2.823 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.286     3.109    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.233 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.316     3.549    s7datacapture0_transition
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.673 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.612     4.285    s7datacapture0_inc
    SLICE_X160Y130       LUT2 (Prop_lut2_I1_O)        0.124     4.409 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.409    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.941 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.941    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X160Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.275 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.275    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X160Y131       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.752     6.139    pix1p25x_clk
    SLICE_X160Y131       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty           -0.066     6.073    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.062     6.135    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.755ns (39.631%)  route 2.673ns (60.369%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 6.148 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_20/Q6
                         net (fo=13, routed)          1.256     2.705    s7datacapture2_serdes_m_q[2]
    SLICE_X162Y146       LUT6 (Prop_lut6_I2_O)        0.124     2.829 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.498     3.328    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     3.452 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.300     3.752    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.876 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.619     4.494    s7datacapture2_inc
    SLICE_X160Y142       LUT2 (Prop_lut2_I1_O)        0.124     4.618 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.618    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y142       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.224 r  s7datacapture2_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.224    s7datacapture2_lateness_reg[4]_i_1_n_4
    SLICE_X160Y142       FDRE                                         r  s7datacapture2_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.761     6.148    pix1p25x_clk
    SLICE_X160Y142       FDRE                                         r  s7datacapture2_lateness_reg[4]/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.066     6.082    
    SLICE_X160Y142       FDRE (Setup_fdre_C_D)        0.062     6.144    s7datacapture2_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl12_regs0
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl13_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl13_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl13_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl13_regs0
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl13_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.254     0.254    pix1p25x_clk
    SLICE_X159Y129       FDRE                                         r  xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.141     0.395 r  xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.451    xilinxmultiregimpl17_regs0
    SLICE_X159Y129       FDRE                                         r  xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X159Y129       FDRE                                         r  xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.035     0.254    
    SLICE_X159Y129       FDRE (Hold_fdre_C_D)         0.075     0.329    xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl27_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl27_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.294ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.259     0.259    pix1p25x_clk
    SLICE_X161Y136       FDRE                                         r  xilinxmultiregimpl27_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.400 r  xilinxmultiregimpl27_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.456    xilinxmultiregimpl27_regs0
    SLICE_X161Y136       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.294     0.294    pix1p25x_clk
    SLICE_X161Y136       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/C
                         clock pessimism             -0.035     0.259    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.075     0.334    xilinxmultiregimpl27_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl32_regs0
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X161Y143       FDRE                                         r  xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl35_regs0
    SLICE_X161Y143       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X161Y143       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X161Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl24_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl24_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl24_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl24_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl24_regs0
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl24_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl14_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl14_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl14_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl14_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl14_regs0
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl14_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl14_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.071     0.324    xilinxmultiregimpl14_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl25_regs0
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl33_regs0
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.071     0.334    xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR_1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl12_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl12_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  xilinxmultiregimpl13_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  xilinxmultiregimpl13_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl14_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl14_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y143  xilinxmultiregimpl22_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y143  xilinxmultiregimpl22_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y143  xilinxmultiregimpl22_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y143  xilinxmultiregimpl22_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl11_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl11_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl15_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl15_regs1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  xilinxmultiregimpl17_regs0_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  xilinxmultiregimpl17_regs1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  xilinxmultiregimpl37_regs0_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  xilinxmultiregimpl37_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_rst_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 0.419ns (4.558%)  route 8.774ns (95.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.878 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.774    11.027    sys_rst
    SLICE_X162Y95        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.878    11.878    sys_clk
    SLICE_X162Y95        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[14]/C
                         clock pessimism              0.008    11.886    
                         clock uncertainty           -0.057    11.829    
    SLICE_X162Y95        FDRE (Setup_fdre_C_R)       -0.699    11.130    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[14]
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 0.419ns (4.558%)  route 8.774ns (95.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.878 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.774    11.027    sys_rst
    SLICE_X163Y95        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.878    11.878    sys_clk
    SLICE_X163Y95        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[6]/C
                         clock pessimism              0.008    11.886    
                         clock uncertainty           -0.057    11.829    
    SLICE_X163Y95        FDRE (Setup_fdre_C_R)       -0.604    11.225    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[6]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm_dat_w_storage_full_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.570    10.823    sys_rst
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.714    11.714    sys_clk
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[4]/C
                         clock pessimism              0.080    11.794    
                         clock uncertainty           -0.057    11.738    
    SLICE_X162Y101       FDRE (Setup_fdre_C_R)       -0.699    11.039    mmcm_dat_w_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm_dat_w_storage_full_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.570    10.823    sys_rst
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.714    11.714    sys_clk
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[5]/C
                         clock pessimism              0.080    11.794    
                         clock uncertainty           -0.057    11.738    
    SLICE_X162Y101       FDRE (Setup_fdre_C_R)       -0.699    11.039    mmcm_dat_w_storage_full_reg[5]
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm_dat_w_storage_full_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.570    10.823    sys_rst
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.714    11.714    sys_clk
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[6]/C
                         clock pessimism              0.080    11.794    
                         clock uncertainty           -0.057    11.738    
    SLICE_X162Y101       FDRE (Setup_fdre_C_R)       -0.699    11.039    mmcm_dat_w_storage_full_reg[6]
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm_dat_w_storage_full_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.570    10.823    sys_rst
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.714    11.714    sys_clk
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[7]/C
                         clock pessimism              0.080    11.794    
                         clock uncertainty           -0.057    11.738    
    SLICE_X162Y101       FDRE (Setup_fdre_C_R)       -0.699    11.039    mmcm_dat_w_storage_full_reg[7]
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liteethmacsramreader_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 0.419ns (4.740%)  route 8.420ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.420    10.672    sys_rst
    SLICE_X50Y106        FDRE                                         r  liteethmacsramreader_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.550    11.550    sys_clk
    SLICE_X50Y106        FDRE                                         r  liteethmacsramreader_state_reg[0]/C
                         clock pessimism              0.008    11.558    
                         clock uncertainty           -0.057    11.502    
    SLICE_X50Y106        FDRE (Setup_fdre_C_R)       -0.604    10.898    liteethmacsramreader_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liteethmacsramreader_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 0.419ns (4.740%)  route 8.420ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.420    10.672    sys_rst
    SLICE_X50Y106        FDRE                                         r  liteethmacsramreader_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.550    11.550    sys_clk
    SLICE_X50Y106        FDRE                                         r  liteethmacsramreader_state_reg[1]/C
                         clock pessimism              0.008    11.558    
                         clock uncertainty           -0.057    11.502    
    SLICE_X50Y106        FDRE (Setup_fdre_C_R)       -0.604    10.898    liteethmacsramreader_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.419ns (4.731%)  route 8.438ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.438    10.691    sys_rst
    SLICE_X42Y78         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.703    11.703    sys_clk
    SLICE_X42Y78         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[4]/C
                         clock pessimism              0.008    11.711    
                         clock uncertainty           -0.057    11.654    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.699    10.955    ethmac_tx_cdc_graycounter0_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.419ns (4.731%)  route 8.438ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.833     1.833    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE (Prop_fdpe_C_Q)         0.419     2.252 r  FDPE_1/Q
                         net (fo=3292, routed)        8.438    10.691    sys_rst
    SLICE_X42Y78         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.703    11.703    sys_clk
    SLICE_X42Y78         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[6]/C
                         clock pessimism              0.008    11.711    
                         clock uncertainty           -0.057    11.654    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.699    10.955    ethmac_tx_cdc_graycounter0_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 videosoc_videosoc_reload_storage_full_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_videosoc_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.394%)  route 0.198ns (51.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.592     0.592    sys_clk
    SLICE_X111Y149       FDRE                                         r  videosoc_videosoc_reload_storage_full_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y149       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_videosoc_reload_storage_full_reg[30]/Q
                         net (fo=2, routed)           0.198     0.931    videosoc_videosoc_reload_storage[30]
    SLICE_X110Y150       LUT5 (Prop_lut5_I0_O)        0.045     0.976 r  videosoc_videosoc_value[30]_i_1/O
                         net (fo=1, routed)           0.000     0.976    videosoc_videosoc_value[30]_i_1_n_0
    SLICE_X110Y150       FDRE                                         r  videosoc_videosoc_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.860     0.860    sys_clk
    SLICE_X110Y150       FDRE                                         r  videosoc_videosoc_value_reg[30]/C
                         clock pessimism              0.000     0.860    
    SLICE_X110Y150       FDRE (Hold_fdre_C_D)         0.092     0.952    videosoc_videosoc_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.589     0.589    sys_clk
    SLICE_X133Y132       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y132       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.936    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X132Y132       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.858     0.858    storage_1_reg_0_15_6_7/WCLK
    SLICE_X132Y132       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.602    
    SLICE_X132Y132       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.912    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 frame_fifo_graycounter1_q_binary_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_fifo_graycounter1_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.183ns (42.672%)  route 0.246ns (57.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.620     0.620    sys_clk
    SLICE_X153Y150       FDRE                                         r  frame_fifo_graycounter1_q_binary_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y150       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  frame_fifo_graycounter1_q_binary_reg[8]/Q
                         net (fo=4, routed)           0.246     1.007    frame_fifo_graycounter1_q_binary_reg__0[8]
    SLICE_X153Y149       LUT5 (Prop_lut5_I0_O)        0.042     1.049 r  frame_fifo_graycounter1_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.049    frame_fifo_graycounter1_q_next[7]
    SLICE_X153Y149       FDRE                                         r  frame_fifo_graycounter1_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.894     0.894    sys_clk
    SLICE_X153Y149       FDRE                                         r  frame_fifo_graycounter1_q_reg[7]/C
                         clock pessimism              0.000     0.894    
    SLICE_X153Y149       FDRE (Hold_fdre_C_D)         0.107     1.001    frame_fifo_graycounter1_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y48      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y49      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y24     memadr_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y152   storage_19_reg_0_15_72_77/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y152   storage_19_reg_0_15_72_77/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y152   storage_19_reg_0_15_72_77/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y152   storage_19_reg_0_15_72_77/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y152   storage_19_reg_0_15_72_77/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y152   storage_19_reg_0_15_72_77/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y126   lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y126   lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y126   lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y126   lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y126   lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y126   lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y149       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     3.954    clk200_clk
    SLICE_X163Y149       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.125     3.829    
    SLICE_X163Y149       FDPE (Setup_fdpe_C_D)       -0.005     3.824    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.824    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.758    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X85Y101        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     2.567    eth_rx_clk
    SLICE_X85Y101        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty           -0.025     2.542    
    SLICE_X85Y101        FDPE (Setup_fdpe_C_D)       -0.005     2.537    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.471    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.344ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X75Y101        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.576     2.576    eth_tx_clk
    SLICE_X75Y101        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.576    
                         clock uncertainty           -0.161     2.414    
    SLICE_X75Y101        FDPE (Setup_fdpe_C_D)       -0.005     2.409    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.409    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.344    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X162Y122       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.638     2.638    hdmi_in0_pix_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.172     2.465    
    SLICE_X162Y122       FDPE (Setup_fdpe_C_D)       -0.035     2.430    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.430    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.365    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X162Y123       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR_1/O
                         net (fo=368, routed)         0.251     2.251    pix1p25x_clk
    SLICE_X162Y123       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.251    
                         clock uncertainty           -0.170     2.081    
    SLICE_X162Y123       FDPE (Setup_fdpe_C_D)       -0.035     2.046    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.046    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  1.980    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X161Y149       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=5067, routed)        0.649     2.649    sys_clk
    SLICE_X161Y149       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.649    
                         clock uncertainty           -0.129     2.519    
    SLICE_X161Y149       FDPE (Setup_fdpe_C_D)       -0.005     2.514    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.448    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.316 (r) | FAST    |     3.409 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     2.234 (r) | SLOW    |    -0.329 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     6.009 (r) | SLOW    |    -2.483 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.482 (r) | SLOW    |     0.012 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.296 (r) | SLOW    |     0.067 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     6.172 (r) | SLOW    |    -2.352 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     6.689 (r) | SLOW    |    -2.252 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    12.470 (r) | SLOW    |    -3.011 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference          | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock              | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100             | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      2.830 (r) | SLOW    |      0.935 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      2.829 (r) | SLOW    |      0.934 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      2.843 (r) | SLOW    |      0.948 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      2.842 (r) | SLOW    |      0.947 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      2.851 (r) | SLOW    |      0.958 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      2.850 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      2.849 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      2.848 (r) | SLOW    |      0.956 (r) | FAST    |                        |
sys_clk            | ddram_dq[0]      | FDRE           | -     |      7.594 (r) | SLOW    |      1.982 (r) | FAST    |                        |
sys_clk            | ddram_dq[1]      | FDRE           | -     |      6.979 (r) | SLOW    |      1.714 (r) | FAST    |                        |
sys_clk            | ddram_dq[2]      | FDRE           | -     |      7.131 (r) | SLOW    |      1.758 (r) | FAST    |                        |
sys_clk            | ddram_dq[3]      | FDRE           | -     |      7.736 (r) | SLOW    |      2.057 (r) | FAST    |                        |
sys_clk            | ddram_dq[4]      | FDRE           | -     |      7.907 (r) | SLOW    |      2.144 (r) | FAST    |                        |
sys_clk            | ddram_dq[5]      | FDRE           | -     |      7.139 (r) | SLOW    |      1.770 (r) | FAST    |                        |
sys_clk            | ddram_dq[6]      | FDRE           | -     |      7.744 (r) | SLOW    |      2.048 (r) | FAST    |                        |
sys_clk            | ddram_dq[7]      | FDRE           | -     |      7.291 (r) | SLOW    |      1.831 (r) | FAST    |                        |
sys_clk            | ddram_dq[8]      | FDRE           | -     |      8.047 (r) | SLOW    |      2.187 (r) | FAST    |                        |
sys_clk            | ddram_dq[9]      | FDRE           | -     |      8.667 (r) | SLOW    |      2.488 (r) | FAST    |                        |
sys_clk            | ddram_dq[10]     | FDRE           | -     |      8.059 (r) | SLOW    |      2.189 (r) | FAST    |                        |
sys_clk            | ddram_dq[11]     | FDRE           | -     |      8.352 (r) | SLOW    |      2.334 (r) | FAST    |                        |
sys_clk            | ddram_dq[12]     | FDRE           | -     |      8.978 (r) | SLOW    |      2.615 (r) | FAST    |                        |
sys_clk            | ddram_dq[13]     | FDRE           | -     |      8.829 (r) | SLOW    |      2.575 (r) | FAST    |                        |
sys_clk            | ddram_dq[14]     | FDRE           | -     |      8.364 (r) | SLOW    |      2.342 (r) | FAST    |                        |
sys_clk            | ddram_dq[15]     | FDRE           | -     |      9.121 (r) | SLOW    |      2.681 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[0]   | FDRE           | -     |      7.591 (r) | SLOW    |      1.957 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[1]   | FDRE           | -     |      8.516 (r) | SLOW    |      2.386 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[0]   | FDRE           | -     |      7.592 (r) | SLOW    |      1.959 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[1]   | FDRE           | -     |      8.517 (r) | SLOW    |      2.384 (r) | FAST    |                        |
sys_clk            | eth_mdc          | FDRE           | -     |     12.393 (r) | SLOW    |      4.810 (r) | FAST    |                        |
sys_clk            | eth_mdio         | FDSE           | -     |     12.996 (r) | SLOW    |      3.980 (r) | FAST    |                        |
sys_clk            | eth_rst_n        | FDRE           | -     |     12.590 (r) | SLOW    |      3.454 (r) | FAST    |                        |
sys_clk            | hdmi_in_hpd_en   | FDRE           | -     |     11.719 (r) | SLOW    |      4.574 (r) | FAST    |                        |
sys_clk            | hdmi_in_sda      | FDSE           | -     |      8.322 (r) | SLOW    |      2.403 (r) | FAST    |                        |
sys_clk            | oled_dc          | FDRE           | -     |     12.161 (r) | SLOW    |      4.571 (r) | FAST    |                        |
sys_clk            | oled_res         | FDRE           | -     |     10.466 (r) | SLOW    |      3.597 (r) | FAST    |                        |
sys_clk            | oled_sclk        | FDRE           | -     |     12.343 (r) | SLOW    |      4.623 (r) | FAST    |                        |
sys_clk            | oled_sdin        | FDRE           | -     |     10.047 (r) | SLOW    |      3.425 (r) | FAST    |                        |
sys_clk            | oled_vbat        | FDRE           | -     |     12.030 (r) | SLOW    |      4.449 (r) | FAST    |                        |
sys_clk            | oled_vdd         | FDRE           | -     |     10.150 (r) | SLOW    |      3.426 (r) | FAST    |                        |
sys_clk            | serial_tx        | FDSE           | -     |     10.513 (r) | SLOW    |      3.619 (r) | FAST    |                        |
sys_clk            | spiflash_1x_cs_n | FDRE           | -     |     11.466 (r) | SLOW    |      3.775 (r) | FAST    |                        |
sys_clk            | spiflash_1x_mosi | FDRE           | -     |     11.666 (r) | SLOW    |      3.858 (r) | FAST    |                        |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination        |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock              | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100             |         2.186 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk         |         6.794 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk         |         4.419 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk         |         7.690 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk         |         4.743 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix5x_clk |         4.474 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk   |         6.345 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk   |         2.810 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk   |         1.747 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk  |         5.975 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk  |         5.957 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk       |         5.603 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk       |         4.871 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk       |         2.728 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk            |         1.605 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk            |         1.655 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk            |         2.121 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk            |         9.085 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk            |         2.372 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk            |         9.896 | SLOW    |               |         |               |         |               |         |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.143 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.594 (r) | SLOW    |   1.982 (r) | FAST    |    0.616 |
ddram_dq[1]        |   6.979 (r) | SLOW    |   1.714 (r) | FAST    |    0.000 |
ddram_dq[2]        |   7.131 (r) | SLOW    |   1.758 (r) | FAST    |    0.153 |
ddram_dq[3]        |   7.736 (r) | SLOW    |   2.057 (r) | FAST    |    0.758 |
ddram_dq[4]        |   7.907 (r) | SLOW    |   2.144 (r) | FAST    |    0.928 |
ddram_dq[5]        |   7.139 (r) | SLOW    |   1.770 (r) | FAST    |    0.160 |
ddram_dq[6]        |   7.744 (r) | SLOW    |   2.048 (r) | FAST    |    0.766 |
ddram_dq[7]        |   7.291 (r) | SLOW    |   1.831 (r) | FAST    |    0.313 |
ddram_dq[8]        |   8.047 (r) | SLOW    |   2.187 (r) | FAST    |    1.068 |
ddram_dq[9]        |   8.667 (r) | SLOW    |   2.488 (r) | FAST    |    1.688 |
ddram_dq[10]       |   8.059 (r) | SLOW    |   2.189 (r) | FAST    |    1.080 |
ddram_dq[11]       |   8.352 (r) | SLOW    |   2.334 (r) | FAST    |    1.374 |
ddram_dq[12]       |   8.978 (r) | SLOW    |   2.615 (r) | FAST    |    2.000 |
ddram_dq[13]       |   8.829 (r) | SLOW    |   2.575 (r) | FAST    |    1.851 |
ddram_dq[14]       |   8.364 (r) | SLOW    |   2.342 (r) | FAST    |    1.386 |
ddram_dq[15]       |   9.121 (r) | SLOW    |   2.681 (r) | FAST    |    2.143 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.121 (r) | SLOW    |   1.714 (r) | FAST    |    2.143 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.926 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.591 (r) | SLOW    |   1.957 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.516 (r) | SLOW    |   2.386 (r) | FAST    |    0.925 |
ddram_dqs_p[0]     |   7.592 (r) | SLOW    |   1.959 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.517 (r) | SLOW    |   2.384 (r) | FAST    |    0.926 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.517 (r) | SLOW    |   1.957 (r) | FAST    |    0.926 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




