mkdir -p results/asap7/tritone/baseline/
echo 1000 > results/asap7/tritone/baseline/clock_period.txt
/OpenROAD-flow-scripts/flow/scripts/synth.sh /OpenROAD-flow-scripts/flow/scripts/synth_canonicalize.tcl ./logs/asap7/tritone/baseline/1_1_yosys_canonicalize.log
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/tritone/baseline/clock_period.txt
Setting clock period to 1000
1. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
2. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
3. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
4. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
5. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
6. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
7. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
8. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
9. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
10. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
11. Executing SLANG frontend.
designs/src/tritone/ternary_regfile.sv:128:7: warning: asynchronous load value missing for variable '\trit2_to_index.addr'
      for (i = 0; i < NUM_REGS; i = i + 1) begin
      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
designs/src/tritone/ternary_regfile.sv:125:11: note: asynchronous load pattern implied by edge sensitivity on multiple signals
  always @(posedge clk or negedge rst_n) begin
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
designs/src/tritone/ternary_regfile.sv:128:7: warning: asynchronous load value missing for variable '\trit2_to_index.val0'
      for (i = 0; i < NUM_REGS; i = i + 1) begin
      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
designs/src/tritone/ternary_regfile.sv:125:11: note: asynchronous load pattern implied by edge sensitivity on multiple signals
  always @(posedge clk or negedge rst_n) begin
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
designs/src/tritone/ternary_regfile.sv:128:7: warning: asynchronous load value missing for variable '\trit2_to_index.val1'
      for (i = 0; i < NUM_REGS; i = i + 1) begin
      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
designs/src/tritone/ternary_regfile.sv:125:11: note: asynchronous load pattern implied by edge sensitivity on multiple signals
  always @(posedge clk or negedge rst_n) begin
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
11.1. Executing UNDRIVEN pass. (resolve undriven signals)
11.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
11.3. Executing TRIBUF pass.
11.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
11.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).
11.6. Executing PROC_INIT pass (extract init attributes).
11.7. Executing PROC_ROM pass (convert switches to ROMs).
11.8. Executing PROC_MUX pass (convert decision trees to multiplexers).
11.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
11.10. Executing OPT_EXPR pass (perform const folding).
12. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/yoSys/cells_clkgate_R.v
13. Executing HIERARCHY pass (managing design hierarchy).
13.1. Analyzing design hierarchy..
13.2. Analyzing design hierarchy..
14. Executing OPT_CLEAN pass (remove unused cells and wires).
15. Executing RTLIL backend.
End of script. Logfile hash: 6c5cd8c05a, CPU: user 1.32s system 0.06s, MEM: 92.16 MB peak
Yosys 0.60 (git sha1 UNKNOWN, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 43% 2x read_slang (0 sec), 40% 12x read_liberty (0 sec), ...
Top level design units:
    ternary_cpu_system


Build succeeded: 0 errors, 3 warnings
Elapsed time: 0:01.82[h:]min:sec. CPU time: user 1.37 sys 0.05 (78%). Peak memory: 96768KB.
/OpenROAD-flow-scripts/flow/scripts/synth.sh /OpenROAD-flow-scripts/flow/scripts/synth.tcl ./logs/asap7/tritone/baseline/1_2_yosys.log
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/tritone/baseline/clock_period.txt
Setting clock period to 1000
1. Executing RTLIL frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
2.2. Analyzing design hierarchy..
3. Executing SYNTH pass.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Analyzing design hierarchy..
3.1.2. Analyzing design hierarchy..
3.2. Executing PROC pass (convert processes to netlists).
3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
3.2.4. Executing PROC_INIT pass (extract init attributes).
3.2.5. Executing PROC_ARST pass (detect async resets in processes).
3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.2.12. Executing OPT_EXPR pass (perform const folding).
3.3. Executing FLATTEN pass (flatten design).
3.4. Executing OPT_EXPR pass (perform const folding).
3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
3.6. Executing CHECK pass (checking for obvious problems).
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [31]:
    port Q[31] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[31] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [30]:
    port Q[30] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[30] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [29]:
    port Q[29] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[29] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [28]:
    port Q[28] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[28] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [27]:
    port Q[27] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[27] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [26]:
    port Q[26] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[26] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [25]:
    port Q[25] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[25] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [24]:
    port Q[24] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[24] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [23]:
    port Q[23] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[23] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [22]:
    port Q[22] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[22] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [21]:
    port Q[21] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[21] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [20]:
    port Q[20] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[20] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [19]:
    port Q[19] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[19] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [18]:
    port Q[18] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[18] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [17]:
    port Q[17] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[17] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [16]:
    port Q[16] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[16] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [15]:
    port Q[15] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[15] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [14]:
    port Q[14] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[14] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [13]:
    port Q[13] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[13] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [12]:
    port Q[12] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[12] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [11]:
    port Q[11] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[11] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [10]:
    port Q[10] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[10] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [9]:
    port Q[9] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[9] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [8]:
    port Q[8] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[8] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [7]:
    port Q[7] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[7] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [6]:
    port Q[6] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[6] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [5]:
    port Q[5] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[5] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [4]:
    port Q[4] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[4] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [3]:
    port Q[3] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[3] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [2]:
    port Q[2] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[2] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [1]:
    port Q[1] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[1] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_read_idx [0]:
    port Q[0] of cell $flatten\u_memory.$driver$trit9_to_int.result ($dff)
    port Y[0] of cell $flatten\u_memory.$procmux$15929 ($mux)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [17]:
    port Y[17] of cell $flatten\u_cpu.$157 ($mux)
    port Q[17] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
    port Q[1] of cell $flatten\u_memory.$driver$trit9_to_int.trit_val ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [16]:
    port Y[16] of cell $flatten\u_cpu.$157 ($mux)
    port Q[16] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
    port Q[0] of cell $flatten\u_memory.$driver$trit9_to_int.trit_val ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [15]:
    port Y[15] of cell $flatten\u_cpu.$157 ($mux)
    port Q[15] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [14]:
    port Y[14] of cell $flatten\u_cpu.$157 ($mux)
    port Q[14] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [13]:
    port Y[13] of cell $flatten\u_cpu.$157 ($mux)
    port Q[13] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [12]:
    port Y[12] of cell $flatten\u_cpu.$157 ($mux)
    port Q[12] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [11]:
    port Y[11] of cell $flatten\u_cpu.$157 ($mux)
    port Q[11] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [10]:
    port Y[10] of cell $flatten\u_cpu.$157 ($mux)
    port Q[10] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [9]:
    port Y[9] of cell $flatten\u_cpu.$157 ($mux)
    port Q[9] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [8]:
    port Y[8] of cell $flatten\u_cpu.$157 ($mux)
    port Q[8] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [7]:
    port Y[7] of cell $flatten\u_cpu.$157 ($mux)
    port Q[7] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [6]:
    port Y[6] of cell $flatten\u_cpu.$157 ($mux)
    port Q[6] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [5]:
    port Y[5] of cell $flatten\u_cpu.$157 ($mux)
    port Q[5] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [4]:
    port Y[4] of cell $flatten\u_cpu.$157 ($mux)
    port Q[4] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [3]:
    port Y[3] of cell $flatten\u_cpu.$157 ($mux)
    port Q[3] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [2]:
    port Y[2] of cell $flatten\u_cpu.$157 ($mux)
    port Q[2] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [1]:
    port Y[1] of cell $flatten\u_cpu.$157 ($mux)
    port Q[1] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
Warning: multiple conflicting drivers for ternary_cpu_system.\u_memory.dmem_addr [0]:
    port Y[0] of cell $flatten\u_cpu.$157 ($mux)
    port Q[0] of cell $flatten\u_memory.$driver$trit9_to_int.addr ($dff)
3.7. Executing OPT pass (performing simple optimizations).
3.7.1. Executing OPT_EXPR pass (perform const folding).
3.7.2. Executing OPT_MERGE pass (detect identical cells).
3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.5. Executing OPT_MERGE pass (detect identical cells).
3.7.6. Executing OPT_DFF pass (perform DFF optimizations).
3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Driver-driver conflict for \u_memory.dmem_addr [17] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [16] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [15] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [14] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [13] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [12] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [11] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [10] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [9] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [8] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [7] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [6] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [5] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [4] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [3] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [2] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [1] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
Warning: Driver-driver conflict for \u_memory.dmem_addr [0] between cell $flatten\u_cpu.$157.Y and constant 1'x in ternary_cpu_system: Resolved using constant.
3.7.8. Executing OPT_EXPR pass (perform const folding).
3.7.9. Rerunning OPT passes. (Maybe there is more to do..)
3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.12. Executing OPT_MERGE pass (detect identical cells).
3.7.13. Executing OPT_DFF pass (perform DFF optimizations).
3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.15. Executing OPT_EXPR pass (perform const folding).
3.7.16. Rerunning OPT passes. (Maybe there is more to do..)
3.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.19. Executing OPT_MERGE pass (detect identical cells).
3.7.20. Executing OPT_DFF pass (perform DFF optimizations).
3.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.22. Executing OPT_EXPR pass (perform const folding).
3.7.23. Finished fast OPT passes. (There is nothing left to do.)
3.8. Executing FSM pass (extract and optimize FSM).
3.8.1. Executing FSM_DETECT pass (finding FSMs in design).
3.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
3.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
3.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
3.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
3.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
3.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
3.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
3.9. Executing OPT pass (performing simple optimizations).
3.9.1. Executing OPT_EXPR pass (perform const folding).
3.9.2. Executing OPT_MERGE pass (detect identical cells).
3.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.5. Executing OPT_MERGE pass (detect identical cells).
3.9.6. Executing OPT_DFF pass (perform DFF optimizations).
3.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.8. Executing OPT_EXPR pass (perform const folding).
3.9.9. Rerunning OPT passes. (Maybe there is more to do..)
3.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.12. Executing OPT_MERGE pass (detect identical cells).
3.9.13. Executing OPT_DFF pass (perform DFF optimizations).
3.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.15. Executing OPT_EXPR pass (perform const folding).
3.9.16. Rerunning OPT passes. (Maybe there is more to do..)
3.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.19. Executing OPT_MERGE pass (detect identical cells).
3.9.20. Executing OPT_DFF pass (perform DFF optimizations).
3.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.22. Executing OPT_EXPR pass (perform const folding).
3.9.23. Finished fast OPT passes. (There is nothing left to do.)
3.10. Executing WREDUCE pass (reducing word size of cells).
3.11. Executing PEEPOPT pass (run peephole optimizers).
3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
3.13. Executing ALUMACC pass (create $alu and $macc cells).
3.14. Executing SHARE pass (SAT-based resource sharing).
3.15. Executing OPT pass (performing simple optimizations).
3.15.1. Executing OPT_EXPR pass (perform const folding).
3.15.2. Executing OPT_MERGE pass (detect identical cells).
3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.15.5. Executing OPT_MERGE pass (detect identical cells).
3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.15.8. Executing OPT_EXPR pass (perform const folding).
3.15.9. Rerunning OPT passes. (Maybe there is more to do..)
3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.15.12. Executing OPT_MERGE pass (detect identical cells).
3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.15.15. Executing OPT_EXPR pass (perform const folding).
3.15.16. Rerunning OPT passes. (Maybe there is more to do..)
3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.15.19. Executing OPT_MERGE pass (detect identical cells).
3.15.20. Executing OPT_DFF pass (perform DFF optimizations).
3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
3.15.22. Executing OPT_EXPR pass (perform const folding).
3.15.23. Finished fast OPT passes. (There is nothing left to do.)
3.16. Executing MEMORY pass.
3.16.1. Executing OPT_MEM pass (optimize memories).
3.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
3.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
3.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
3.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
3.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
3.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
3.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
3.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
3.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
4. Executing SYNTH pass.
4.1. Executing OPT pass (performing simple optimizations).
4.1.1. Executing OPT_EXPR pass (perform const folding).
4.1.2. Executing OPT_MERGE pass (detect identical cells).
4.1.3. Executing OPT_DFF pass (perform DFF optimizations).
4.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.1.5. Rerunning OPT passes. (Removed registers in this run.)
4.1.6. Executing OPT_EXPR pass (perform const folding).
4.1.7. Executing OPT_MERGE pass (detect identical cells).
4.1.8. Executing OPT_DFF pass (perform DFF optimizations).
4.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.1.10. Rerunning OPT passes. (Removed registers in this run.)
4.1.11. Executing OPT_EXPR pass (perform const folding).
4.1.12. Executing OPT_MERGE pass (detect identical cells).
4.1.13. Executing OPT_DFF pass (perform DFF optimizations).
4.1.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.1.15. Rerunning OPT passes. (Removed registers in this run.)
4.1.16. Executing OPT_EXPR pass (perform const folding).
4.1.17. Executing OPT_MERGE pass (detect identical cells).
4.1.18. Executing OPT_DFF pass (perform DFF optimizations).
4.1.19. Executing OPT_CLEAN pass (remove unused cells and wires).
4.1.20. Finished fast OPT passes.
4.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
4.3. Executing OPT pass (performing simple optimizations).
4.3.1. Executing OPT_EXPR pass (perform const folding).
4.3.2. Executing OPT_MERGE pass (detect identical cells).
4.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.5. Executing OPT_MERGE pass (detect identical cells).
4.3.6. Executing OPT_SHARE pass.
4.3.7. Executing OPT_DFF pass (perform DFF optimizations).
4.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.9. Executing OPT_EXPR pass (perform const folding).
4.3.10. Rerunning OPT passes. (Maybe there is more to do..)
4.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.13. Executing OPT_MERGE pass (detect identical cells).
4.3.14. Executing OPT_SHARE pass.
4.3.15. Executing OPT_DFF pass (perform DFF optimizations).
4.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.17. Executing OPT_EXPR pass (perform const folding).
4.3.18. Rerunning OPT passes. (Maybe there is more to do..)
4.3.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.21. Executing OPT_MERGE pass (detect identical cells).
4.3.22. Executing OPT_SHARE pass.
4.3.23. Executing OPT_DFF pass (perform DFF optimizations).
4.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.25. Executing OPT_EXPR pass (perform const folding).
4.3.26. Finished fast OPT passes. (There is nothing left to do.)
4.4. Executing TECHMAP pass (map to technology primitives).
4.4.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
4.4.2. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/common/lcu_kogge_stone.v
4.4.3. Continuing TECHMAP pass.
4.5. Executing OPT pass (performing simple optimizations).
4.5.1. Executing OPT_EXPR pass (perform const folding).
4.5.2. Executing OPT_MERGE pass (detect identical cells).
4.5.3. Executing OPT_DFF pass (perform DFF optimizations).
4.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.5.5. Finished fast OPT passes.
4.6. Executing ABC pass (technology mapping using ABC).
4.6.1. Extracting gate netlist of module `\ternary_cpu_system' to `<abc-temp-dir>/input.blif'..
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_DFF pass (perform DFF optimizations).
4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.5. Finished fast OPT passes.
4.8. Executing HIERARCHY pass (managing design hierarchy).
4.8.1. Analyzing design hierarchy..
4.8.2. Analyzing design hierarchy..
4.9. Printing statistics.
4.10. Executing CHECK pass (checking for obvious problems).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
5.2. Executing OPT_MERGE pass (detect identical cells).
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.5. Executing OPT_MERGE pass (detect identical cells).
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
5.8. Executing OPT_EXPR pass (perform const folding).
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.12. Executing OPT_MERGE pass (detect identical cells).
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
5.15. Executing OPT_EXPR pass (perform const folding).
5.16. Finished fast OPT passes. (There is nothing left to do.)
6. Executing EXTRACT_FA pass (find and extract full/half adders).
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/yoSys/cells_adders_R.v
7.2. Continuing TECHMAP pass.
8. Executing TECHMAP pass (map to technology primitives).
8.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
8.2. Continuing TECHMAP pass.
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_DFF pass (perform DFF optimizations).
9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5. Finished fast OPT passes.
10. Executing TECHMAP pass (map to technology primitives).
10.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/yoSys/cells_latch_R.v
10.2. Continuing TECHMAP pass.
11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
11.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
12. Executing OPT pass (performing simple optimizations).
12.1. Executing OPT_EXPR pass (perform const folding).
12.2. Executing OPT_MERGE pass (detect identical cells).
12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.5. Executing OPT_MERGE pass (detect identical cells).
12.6. Executing OPT_DFF pass (perform DFF optimizations).
12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
12.8. Executing OPT_EXPR pass (perform const folding).
12.9. Rerunning OPT passes. (Maybe there is more to do..)
12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.12. Executing OPT_MERGE pass (detect identical cells).
12.13. Executing OPT_DFF pass (perform DFF optimizations).
12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
12.15. Executing OPT_EXPR pass (perform const folding).
12.16. Finished fast OPT passes. (There is nothing left to do.)
13. Executing SETUNDEF pass (replace undef values with defined constants).
abc -script /OpenROAD-flow-scripts/flow/scripts/abc_speed.script -liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz -liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz -liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz -liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz -liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -constr ./objects/asap7/tritone/baseline/abc.constr -D 1000
14. Executing ABC pass (technology mapping using ABC).
14.1. Extracting gate netlist of module `\ternary_cpu_system' to `<abc-temp-dir>/input.blif'..
14.1.1. Executed ABC.
14.1.2. Re-integrating ABC results.
15. Executing SPLITNETS pass (splitting up multi-bit signals).
16. Executing OPT_CLEAN pass (remove unused cells and wires).
17. Executing HILOMAP pass (mapping to constant drivers).
18. Executing INSBUF pass (insert buffer cells for connected wires).
19. Executing CHECK pass (checking for obvious problems).
20. Printing statistics.
21. Executing CHECK pass (checking for obvious problems).
22. Executing Verilog backend.
22.1. Executing BMUXMAP pass.
22.2. Executing DEMUXMAP pass.
exec cp /OpenROAD-flow-scripts/flow/designs/asap7/tritone/constraint_1ghz.sdc ./results/asap7/tritone/baseline/1_synth.sdc
Warnings: 68 unique messages, 68 total
End of script. Logfile hash: 6fb79e1c36, CPU: user 17.73s system 0.10s, MEM: 157.24 MB peak
Yosys 0.60 (git sha1 UNKNOWN, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 74% 1x share (13 sec), 5% 32x opt_clean (1 sec), ...
Elapsed time: 0:18.55[h:]min:sec. CPU time: user 18.34 sys 0.17 (99%). Peak memory: 162036KB.
cp /OpenROAD-flow-scripts/flow/designs/asap7/tritone/constraint_1ghz.sdc ./results/asap7/tritone/baseline/1_2_yosys.sdc
OpenROAD 24Q3-11673-g154f14ab7e 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
mkdir -p ./objects/asap7/tritone/baseline
/OpenROAD-flow-scripts/flow/scripts/flow.sh 1_synth synth_odb
Running synth_odb.tcl, stage 1_synth
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
[INFO ODB-0227] LEF file: /OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: /OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
link_design ternary_cpu_system
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
Elapsed time: 0:00.91[h:]min:sec. CPU time: user 0.81 sys 0.12 (102%). Peak memory: 193408KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
1_synth                            0            188 94b10149e2c87698320a
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_1_floorplan floorplan
Running floorplan.tcl, stage 2_1_floorplan
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/1_synth.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 297
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 29 rows of 150 site asap7sc7p5t.
source /OpenROAD-flow-scripts/flow/platforms/asap7/openRoad/make_tracks.tcl
source /OpenROAD-flow-scripts/flow/platforms/asap7/fastroute.tcl
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 68 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 26 tie TIEHIx1_ASAP7_75t_R instances.
repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -setup -skip_last_gasp -sequence unbuffer,sizeup,swap,buffer,vt_swap -verbose
[WARNING EST-0027] no estimated parasitics. Using wire load models.
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove 
[INFO RSZ-0098] No setup violations found
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 37 um^2 59% utilization.
Elapsed time: 0:01.04[h:]min:sec. CPU time: user 0.91 sys 0.14 (100%). Peak memory: 214748KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_1_floorplan                      1            209 1f9f1110b44e4f14e415
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_2_floorplan_macro macro_place
Running macro_place.tcl, stage 2_2_floorplan_macro
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/2_1_floorplan.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
No macros found: Skipping macro_placement
Elapsed time: 0:00.90[h:]min:sec. CPU time: user 0.86 sys 0.05 (100%). Peak memory: 191840KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_2_floorplan_macro                0            187 1f9f1110b44e4f14e415
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_3_floorplan_tapcell tapcell
Running tapcell.tcl, stage 2_3_floorplan_tapcell
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/2_2_floorplan_macro.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 58 endcaps.
[INFO TAP-0005] Inserted 0 tapcells.
Elapsed time: 0:00.92[h:]min:sec. CPU time: user 0.83 sys 0.08 (99%). Peak memory: 191640KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_3_floorplan_tapcell              0            187 1239058084f7653d6df7
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_4_floorplan_pdn pdn
Running pdn.tcl, stage 2_4_floorplan_pdn
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/2_3_floorplan_tapcell.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:00.89[h:]min:sec. CPU time: user 0.81 sys 0.10 (103%). Peak memory: 193424KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_4_floorplan_pdn                  0            188 03ea2778c133efa47a9f
cp ./results/asap7/tritone/baseline/2_4_floorplan_pdn.odb ./results/asap7/tritone/baseline/2_floorplan.odb
cp ./results/asap7/tritone/baseline/2_1_floorplan.sdc ./results/asap7/tritone/baseline/2_floorplan.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_1_place_gp_skip_io global_place_skip_io
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/2_floorplan.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
[INFO GPL-0022] Initialize gpl and calculate uniform density.
Placement density is 0.7039999878406524, computed from PLACE_DENSITY_LB_ADDON  0.15 and lower bound 0.6399999856948853
global_placement -skip_io -density 0.7039999878406524 -pad_left 0 -pad_right 0
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: (  2.052  2.160 ) ( 10.152  9.990 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:               447
[INFO GPL-0007] Movable instances:                 389
[INFO GPL-0008] Fixed instances:                    58
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                    475
[INFO GPL-0011] Number of pins:                   1068
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 12.152 12.152 ) um
[INFO GPL-0013] Core BBox: (  2.052  2.160 ) ( 10.152  9.990 ) um
[INFO GPL-0016] Core area:                      63.423 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                    63.423 um^2
[INFO GPL-0017] Fixed instances area:            1.691 um^2
[INFO GPL-0018] Movable instances area:         39.226 um^2
[INFO GPL-0019] Utilization:                    63.543 %
[INFO GPL-0020] Standard cells area:            39.226 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.7040
[INFO GPL-0024] Movable insts average area:      0.101 um^2
[INFO GPL-0025] Ideal bin area:                  0.143 um^2
[INFO GPL-0026] Ideal bin count:                   442
[INFO GPL-0027] Total bin area:                 63.423 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,     16
[INFO GPL-0029] Bin size (W * H):       0.506 *  0.489 um
[INFO GPL-0030] Number of bins:                    256
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.8553 |  2.920320e+02 |   +0.00% |  5.61e-11 |      
       10 |   0.8857 |  4.906700e+01 |  -83.20% |  9.14e-11 |      
       20 |   0.8843 |  4.486500e+01 |   -8.56% |  1.49e-10 |      
       30 |   0.8819 |  4.508800e+01 |   +0.50% |  2.43e-10 |      
       40 |   0.8793 |  4.501800e+01 |   -0.16% |  3.95e-10 |      
       50 |   0.8765 |  4.530000e+01 |   +0.63% |  6.44e-10 |      
       60 |   0.8799 |  4.563800e+01 |   +0.75% |  1.05e-09 |      
       70 |   0.8674 |  4.622900e+01 |   +1.29% |  1.71e-09 |      
       80 |   0.8547 |  4.711600e+01 |   +1.92% |  2.78e-09 |      
       90 |   0.8217 |  4.999200e+01 |   +6.10% |  4.53e-09 |      
      100 |   0.7930 |  5.835900e+01 |  +16.74% |  7.38e-09 |      
      110 |   0.7617 |  7.752700e+01 |  +32.84% |  1.20e-08 |      
      120 |   0.7198 |  8.994900e+01 |  +16.02% |  1.96e-08 |      
      130 |   0.6929 |  9.411400e+01 |   +4.63% |  3.19e-08 |      
      140 |   0.6547 |  1.066400e+02 |  +13.31% |  5.20e-08 |      
      150 |   0.6204 |  1.169360e+02 |   +9.65% |  8.47e-08 |      
      160 |   0.5810 |  1.280590e+02 |   +9.51% |  1.38e-07 |      
      170 |   0.5459 |  1.397900e+02 |   +9.16% |  2.25e-07 |      
      180 |   0.5061 |  1.541090e+02 |  +10.24% |  3.66e-07 |      
      190 |   0.4596 |  1.658840e+02 |   +7.64% |  5.96e-07 |      
      200 |   0.4119 |  1.780350e+02 |   +7.32% |  9.71e-07 |      
      210 |   0.3694 |  1.917220e+02 |   +7.69% |  1.58e-06 |      
      220 |   0.3346 |  2.040870e+02 |   +6.45% |  2.50e-06 |      
      230 |   0.3048 |  2.129780e+02 |   +4.36% |  3.68e-06 |      
      240 |   0.2745 |  2.195070e+02 |   +3.07% |  5.42e-06 |      
      250 |   0.2417 |  2.265070e+02 |   +3.19% |  7.99e-06 |      
      260 |   0.2089 |  2.330570e+02 |   +2.89% |  1.18e-05 |      
      270 |   0.1851 |  2.380570e+02 |   +2.15% |  1.73e-05 |      
      280 |   0.1640 |  2.444440e+02 |   +2.68% |  2.55e-05 |      
      290 |   0.1336 |  2.490180e+02 |   +1.87% |  3.76e-05 |      
      300 |   0.1125 |  2.537590e+02 |   +1.90% |  5.54e-05 |      
      307 |   0.0996 |  2.578850e+02 |          |  7.56e-05 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 307
[INFO GPL-1002] Placed Cell Area               39.2261
[INFO GPL-1003] Available Free Area            61.7317
[INFO GPL-1004] Minimum Feasible Density        0.6400 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.7060
[INFO GPL-1008]     - For 80% usage of free space: 0.7943
[INFO GPL-1014] Final placement area: 39.23 (+0.00%)
Took 12 seconds: global_placement -skip_io -density 0.7039999878406524 -pad_left 0 -pad_right 0
Elapsed time: 0:12.69[h:]min:sec. CPU time: user 373.01 sys 0.54 (2941%). Peak memory: 194056KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_1_place_gp_skip_io              12            189 b6a5bcef3fd36f302cf1
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_2_place_iop io_placement
Running io_placement.tcl, stage 3_2_place_iop
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/3_1_place_gp_skip_io.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 444
[INFO PPL-0002] Number of I/O             109
[INFO PPL-0003] Number of I/O w/sink      77
[INFO PPL-0004] Number of I/O w/o sink    32
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 235.70 um.
Elapsed time: 0:00.99[h:]min:sec. CPU time: user 0.92 sys 0.06 (99%). Peak memory: 192848KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_2_place_iop                      0            188 dca5677d6c2c69ff7407
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_3_place_gp global_place
Running global_place.tcl, stage 3_3_place_gp
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/3_2_place_iop.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
[INFO RSZ-0026] Removed 60 buffers.
Perform port buffering...
[INFO RSZ-0027] Inserted 1 BUFx2_ASAP7_75t_R input buffers.
[INFO RSZ-0028] Inserted 19 BUFx2_ASAP7_75t_R output buffers.
[INFO GPL-0022] Initialize gpl and calculate uniform density.
Placement density is 0.6614999777078628, computed from PLACE_DENSITY_LB_ADDON  0.15 and lower bound 0.5899999737739563
global_placement -density 0.6614999777078628 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: (  2.052  2.160 ) ( 10.152  9.990 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:               407
[INFO GPL-0007] Movable instances:                 349
[INFO GPL-0008] Fixed instances:                    58
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                    435
[INFO GPL-0011] Number of pins:                   1097
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 12.152 12.152 ) um
[INFO GPL-0013] Core BBox: (  2.052  2.160 ) ( 10.152  9.990 ) um
[INFO GPL-0016] Core area:                      63.423 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                    63.423 um^2
[INFO GPL-0017] Fixed instances area:            1.691 um^2
[INFO GPL-0018] Movable instances area:         36.238 um^2
[INFO GPL-0019] Utilization:                    58.703 %
[INFO GPL-0020] Standard cells area:            36.238 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 788352
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000007 HPWL: 642080
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000012 HPWL: 646745
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000007 HPWL: 650045
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000008 HPWL: 651924
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.6615
[INFO GPL-0024] Movable insts average area:      0.104 um^2
[INFO GPL-0025] Ideal bin area:                  0.157 um^2
[INFO GPL-0026] Ideal bin count:                   404
[INFO GPL-0027] Total bin area:                 63.423 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,     16
[INFO GPL-0029] Bin size (W * H):       0.506 *  0.489 um
[INFO GPL-0030] Number of bins:                    256
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.6163 |  4.727480e+02 |   +0.00% |  1.70e-10 |      
[INFO GPL-0100] Timing-driven iteration 1/2, virtual: false.
[INFO GPL-0101]    Iter: 1, overflow: 0.616, keep resizer changes at: 1, HPWL: 472748
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       435
    final |    +13.7% |       0 |      63 |            23 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 23 slew violations.
[INFO RSZ-0038] Inserted 63 buffers in 23 nets.
   Iter   |    Area   | Removed | Inserted |   Pins
          |           | Buffers | Buffers  | Remaining
-------------------------------------------------------
        0 |     +0.0% |       0 |        0 |       306
       30 |     -0.9% |       7 |        2 |       276
       60 |     -1.2% |      10 |        3 |       246
       90 |     -2.1% |      27 |       13 |       216
      120 |     -2.9% |      37 |       18 |       186
      150 |     -3.3% |      45 |       23 |       156
      180 |     -3.6% |      49 |       25 |       126
      210 |     -3.6% |      49 |       25 |        96
      240 |     -3.3% |      51 |       28 |        66
      270 |     -3.1% |      54 |       31 |        36
      300 |     -3.1% |      55 |       32 |         6
    final |     -4.4% |      64 |       34 |         0
-------------------------------------------------------
[INFO GPL-0106] Timing-driven: worst slack -1.5e-10
[INFO GPL-0107] Timing-driven: repair_design delta area: 2.960 um^2 (+8.17%)
[INFO GPL-0108] Timing-driven: repair_design, gpl delta gcells: 33 (+9.46%)
[INFO GPL-0109] Timing-driven: repair_design, gcells created: 97, deleted: 64
[INFO GPL-0110] Timing-driven: new target density: 0.7094452
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
       10 |   0.6752 |  3.518440e+02 |  -25.57% |  2.78e-10 |      
       20 |   0.6759 |  3.492760e+02 |   -0.73% |  4.52e-10 |      
       30 |   0.6754 |  3.486030e+02 |   -0.19% |  7.37e-10 |      
       40 |   0.6723 |  3.487280e+02 |   +0.04% |  1.20e-09 |      
       50 |   0.6716 |  3.494330e+02 |   +0.20% |  1.96e-09 |      
       60 |   0.6679 |  3.504110e+02 |   +0.28% |  3.18e-09 |      
       70 |   0.6597 |  3.516840e+02 |   +0.36% |  5.19e-09 |      
       80 |   0.6469 |  3.533200e+02 |   +0.47% |  8.45e-09 |      
       90 |   0.6330 |  3.554150e+02 |   +0.59% |  1.38e-08 |      
      100 |   0.6218 |  3.587310e+02 |   +0.93% |  2.24e-08 |      
      110 |   0.6066 |  3.638190e+02 |   +1.42% |  3.65e-08 |      
[INFO GPL-0038] Routability snapshot saved at iter = 114
      113 |   0.5974 |  3.658070e+02 |          |           |      
      120 |   0.5783 |  3.695920e+02 |   +1.59% |  5.95e-08 |      
      130 |   0.5529 |  3.754650e+02 |   +1.59% |  9.69e-08 |      
      140 |   0.5141 |  3.816840e+02 |   +1.66% |  1.58e-07 |      
      150 |   0.4934 |  3.900680e+02 |   +2.20% |  2.57e-07 |      
      160 |   0.4513 |  3.986920e+02 |   +2.21% |  4.19e-07 |      
      170 |   0.4078 |  4.044490e+02 |   +1.44% |  6.82e-07 |      
      180 |   0.3748 |  4.124120e+02 |   +1.97% |  1.11e-06 |      
      190 |   0.3409 |  4.201470e+02 |   +1.88% |  1.79e-06 |      
      200 |   0.3146 |  4.240140e+02 |   +0.92% |  2.64e-06 |      
[INFO GPL-0040] Routability iteration: 1
[INFO GPL-0041] Total routing overflow: 0.0000
[INFO GPL-0042] Number of overflowed tiles: 0 (0.00%)
[INFO GPL-0043] Average top 0.5% routing congestion: 0.5855
[INFO GPL-0044] Average top 1.0% routing congestion: 0.5721
[INFO GPL-0045] Average top 2.0% routing congestion: 0.5574
[INFO GPL-0046] Average top 5.0% routing congestion: 0.5254
[INFO GPL-0047] Routability iteration weighted routing congestion: 0.5788
[INFO GPL-0050] Weighted routing congestion is lower than target routing congestion(1.0100), end routability optimization.
[INFO GPL-0090] Routability finished. Target routing congestion achieved succesfully.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      210 |   0.2861 |  4.290710e+02 |   +1.19% |  3.89e-06 |      
      220 |   0.2603 |  4.342550e+02 |   +1.21% |  5.73e-06 |      
      230 |   0.2373 |  4.397400e+02 |   +1.26% |  8.44e-06 |      
      240 |   0.2111 |  4.448170e+02 |   +1.15% |  1.24e-05 |      
[INFO GPL-0100] Timing-driven iteration 2/2, virtual: false.
[INFO GPL-0101]    Iter: 249, overflow: 0.193, keep resizer changes at: 1, HPWL: 448417
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       468
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
   Iter   |    Area   | Removed | Inserted |   Pins
          |           | Buffers | Buffers  | Remaining
-------------------------------------------------------
        0 |     +0.0% |       0 |        0 |       306
       30 |     +0.0% |       2 |        2 |       276
       60 |     +0.0% |       3 |        3 |       246
       90 |     -0.2% |      13 |       12 |       216
      120 |     -0.5% |      18 |       16 |       186
      150 |     -0.9% |      23 |       19 |       156
      180 |     -0.9% |      25 |       21 |       126
      210 |     -0.7% |      25 |       22 |        96
      240 |     -0.5% |      28 |       26 |        66
      270 |     -0.5% |      31 |       29 |        36
      300 |     -0.5% |      32 |       30 |         6
    final |     -0.4% |      34 |       33 |         0
-------------------------------------------------------
[INFO GPL-0106] Timing-driven: worst slack -1.5e-10
[INFO GPL-0107] Timing-driven: repair_design delta area: -0.146 um^2 (-0.37%)
[INFO GPL-0108] Timing-driven: repair_design, gpl delta gcells: -1 (-0.26%)
[INFO GPL-0109] Timing-driven: repair_design, gcells created: 33, deleted: 34
[INFO GPL-0110] Timing-driven: new target density: 0.70708334
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      250 |   0.1883 |  4.508880e+02 |   +1.36% |  1.83e-05 |      
      260 |   0.1694 |  4.545090e+02 |   +0.80% |  2.70e-05 |      
      270 |   0.1417 |  4.573260e+02 |   +0.62% |  3.97e-05 |      
      280 |   0.1169 |  4.607930e+02 |   +0.76% |  5.85e-05 |      
      290 |   0.1028 |  4.651560e+02 |   +0.95% |  8.62e-05 |      
      292 |   0.0999 |  4.662380e+02 |          |  9.69e-05 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 292
[INFO GPL-1003] Routability mode iteration count: 91
[INFO GPL-1005] Routability final weighted congestion: 0.5729
[INFO GPL-1002] Placed Cell Area               39.0524
[INFO GPL-1003] Available Free Area            61.7317
[INFO GPL-1004] Minimum Feasible Density        0.5900 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.7029
[INFO GPL-1008]     - For 80% usage of free space: 0.7908
[INFO GPL-1011] Original area (um^2): 36.24
[INFO GPL-1012] Total routability artificial inflation: 2.96 (+8.17%)
[INFO GPL-1013] Total timing-driven delta area: 2.81 (+7.77%)
[INFO GPL-1014] Final placement area: 39.05 (+7.77%)
Took 16 seconds: global_placement -density 0.6614999777078628 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
Report metrics stage 3, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 37 um^2 59% utilization.
Elapsed time: 0:16.55[h:]min:sec. CPU time: user 484.82 sys 0.89 (2933%). Peak memory: 287136KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_3_place_gp                      16            280 edefc7560fd1908f48a0
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_4_place_resized resize
Running resize.tcl, stage 3_4_place_resized
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/3_3_place_gp.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
Perform buffer insertion and gate resizing...
repair_design -verbose
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       467
       10 |     +0.0% |       0 |       0 |             0 |       457
       20 |     +0.0% |       0 |       0 |             0 |       447
       30 |     +0.0% |       0 |       0 |             0 |       437
       40 |     +0.0% |       0 |       0 |             0 |       427
       50 |     +0.0% |       0 |       0 |             0 |       417
       60 |     +0.0% |       0 |       0 |             0 |       407
       70 |     +0.0% |       0 |       0 |             0 |       397
       80 |     +0.0% |       0 |       0 |             0 |       387
       90 |     +0.0% |       0 |       0 |             0 |       377
      100 |     +0.0% |       0 |       0 |             0 |       367
      110 |     +0.0% |       0 |       0 |             0 |       357
      120 |     +0.0% |       0 |       0 |             0 |       347
      130 |     +0.0% |       0 |       0 |             0 |       337
      140 |     +0.0% |       0 |       0 |             0 |       327
      150 |     +0.0% |       0 |       0 |             0 |       317
      160 |     +0.0% |       0 |       0 |             0 |       307
      170 |     +0.0% |       0 |       0 |             0 |       297
      180 |     +0.0% |       0 |       0 |             0 |       287
      190 |     +0.0% |       0 |       0 |             0 |       277
      200 |     +0.0% |       0 |       0 |             0 |       267
      210 |     +0.0% |       0 |       0 |             0 |       257
      220 |     +0.0% |       0 |       0 |             0 |       247
      230 |     +0.0% |       0 |       0 |             0 |       237
      240 |     +0.0% |       0 |       0 |             0 |       227
      250 |     +0.0% |       0 |       0 |             0 |       217
      260 |     +0.0% |       0 |       0 |             0 |       207
      270 |     +0.0% |       0 |       0 |             0 |       197
      280 |     +0.0% |       0 |       0 |             0 |       187
      290 |     +0.0% |       0 |       0 |             0 |       177
      300 |     +0.0% |       0 |       0 |             0 |       167
      310 |     +0.0% |       0 |       0 |             0 |       157
      320 |     +0.0% |       0 |       0 |             0 |       147
      330 |     +0.0% |       0 |       0 |             0 |       137
      340 |     +0.0% |       0 |       0 |             0 |       127
      350 |     +0.0% |       0 |       0 |             0 |       117
      360 |     +0.0% |       0 |       0 |             0 |       107
      370 |     +0.0% |       0 |       0 |             0 |        97
      380 |     +0.0% |       0 |       0 |             0 |        87
      390 |     +0.0% |       0 |       0 |             0 |        77
      400 |     +0.0% |       0 |       0 |             0 |        67
      410 |     +0.0% |       0 |       0 |             0 |        57
      420 |     +0.0% |       0 |       0 |             0 |        47
      430 |     +0.0% |       0 |       0 |             0 |        37
      440 |     +0.0% |       0 |       0 |             0 |        27
      450 |     +0.0% |       0 |       0 |             0 |        17
      460 |     +0.0% |       0 |       0 |             0 |         7
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 37 um^2 59% utilization.
Instance count before 439, after 439
Pin count before 1052, after 1052
Elapsed time: 0:01.13[h:]min:sec. CPU time: user 1.06 sys 0.12 (104%). Peak memory: 213776KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_4_place_resized                  1            208 edefc7560fd1908f48a0
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_5_place_dp detail_place
Running detail_place.tcl, stage 3_5_place_dp
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/3_4_place_resized.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
Placement Analysis
---------------------------------
total displacement         80.8 u
average displacement        0.2 u
max displacement            0.7 u
original HPWL             467.3 u
legalized HPWL            544.0 u
delta HPWL                   16 %

Detailed placement improvement.
[INFO DPL-0401] Setting random seed to 1.
[INFO DPL-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPL-0320] Collected 167 fixed cells.
[INFO DPL-0318] Collected 381 single height cells.
[INFO DPL-0321] Collected 0 wide cells.
[INFO DPL-0322] Image (2052, 2160) - (10152, 9990)
[INFO DPL-0310] Assigned 381 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPL-0313] Found 0 cells in wrong regions.
[INFO DPL-0315] Found 0 row alignment problems.
[INFO DPL-0314] Found 0 site alignment problems.
[INFO DPL-0311] Found 0 overlaps between adjacent cells.
[INFO DPL-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPL-0303] Running algorithm for independent set matching.
[INFO DPL-0300] Set matching objective is wirelength.
[INFO DPL-0301] Pass   1 of matching; objective is 5.434820e+05.
[INFO DPL-0302] End of matching; objective is 5.432110e+05, improvement is 0.05 percent.
[INFO DPL-0303] Running algorithm for global swaps.
[INFO DPL-0306] Pass   1 of global swaps; hpwl is 5.314430e+05.
[INFO DPL-0306] Pass   2 of global swaps; hpwl is 5.308140e+05.
[INFO DPL-0307] End of global swaps; objective is 5.308140e+05, improvement is 2.28 percent.
[INFO DPL-0303] Running algorithm for vertical swaps.
[INFO DPL-0308] Pass   1 of vertical swaps; hpwl is 5.281080e+05.
[INFO DPL-0309] End of vertical swaps; objective is 5.281080e+05, improvement is 0.51 percent.
[INFO DPL-0303] Running algorithm for reordering.
[INFO DPL-0304] Pass   1 of reordering; objective is 5.275450e+05.
[INFO DPL-0305] End of reordering; objective is 5.275450e+05, improvement is 0.11 percent.
[INFO DPL-0303] Running algorithm for random improvement.
[INFO DPL-0324] Random improver is using random generator.
[INFO DPL-0325] Random improver is using hpwl objective.
[INFO DPL-0326] Random improver cost string is (a).
[INFO DPL-0332] End of pass, Generator random called 7620 times.
[INFO DPL-0335] Generator random, Cumulative attempts 7620, swaps 1436, moves  2183 since last reset.
[INFO DPL-0333] End of pass, Objective hpwl, Initial cost 5.275450e+05, Scratch cost 5.166280e+05, Incremental cost 5.166280e+05, Mismatch? N
[INFO DPL-0338] End of pass, Total cost is 5.166280e+05.
[INFO DPL-0327] Pass   1 of random improver; improvement in cost is 2.07 percent.
[INFO DPL-0332] End of pass, Generator random called 7620 times.
[INFO DPL-0335] Generator random, Cumulative attempts 15240, swaps 2777, moves  4484 since last reset.
[INFO DPL-0333] End of pass, Objective hpwl, Initial cost 5.166280e+05, Scratch cost 5.124460e+05, Incremental cost 5.124460e+05, Mismatch? N
[INFO DPL-0338] End of pass, Total cost is 5.124460e+05.
[INFO DPL-0327] Pass   2 of random improver; improvement in cost is 0.81 percent.
[INFO DPL-0328] End of random improver; improvement is 2.862126 percent.
[INFO DPL-0380] Cell flipping.
[INFO DPL-0382] Changed 0 cell orientations for row compatibility.
[INFO DPL-0383] Performed 112 cell flips.
[INFO DPL-0384] End of flipping; objective is 4.978750e+05, improvement is 2.84 percent.
[INFO DPL-0313] Found 0 cells in wrong regions.
[INFO DPL-0315] Found 0 row alignment problems.
[INFO DPL-0314] Found 0 site alignment problems.
[INFO DPL-0311] Found 0 overlaps between adjacent cells.
[INFO DPL-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL              544.0 u (     256.2,      287.8)
Final HPWL                 495.3 u (     229.7,      265.7)
Delta HPWL                  -8.9 % (     -10.3,       -7.7)

[INFO DPL-0020] Mirrored 58 instances
[INFO DPL-0021] HPWL before             495.3 u
[INFO DPL-0022] HPWL after              493.8 u
[INFO DPL-0023] HPWL delta               -0.3 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 37 um^2 59% utilization.
Elapsed time: 0:01.18[h:]min:sec. CPU time: user 1.07 sys 0.16 (103%). Peak memory: 197656KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_5_place_dp                       1            193 1889c321ff3cab5a8707
cp ./results/asap7/tritone/baseline/3_5_place_dp.odb ./results/asap7/tritone/baseline/3_place.odb
cp ./results/asap7/tritone/baseline/2_floorplan.sdc ./results/asap7/tritone/baseline/3_place.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 4_1_cts cts
Running cts.tcl, stage 4_1_cts
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/3_place.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
clock_tree_synthesis -sink_clustering_enable -repair_clock_nets -sink_clustering_size 20 -sink_clustering_max_diameter 50
[INFO CTS-0050] Root buffer is BUFx2_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx4_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx2_ASAP7_75t_R
                    BUFx4_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx4_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 19 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 19.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3064, 2521), (8734, 9541)].
[INFO CTS-0024]  Normalized sink region: [(2.26963, 1.86741), (6.46963, 7.06741)].
[INFO CTS-0025]     Width:  4.2000.
[INFO CTS-0026]     Height: 5.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 4.2000 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 19.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 20
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
Placement Analysis
---------------------------------
total displacement          2.3 u
average displacement        0.0 u
max displacement            0.4 u
original HPWL             507.8 u
legalized HPWL            528.2 u
delta HPWL                    4 %

repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             528.2 u
legalized HPWL            528.2 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 38 um^2 59% utilization.
Elapsed time: 0:02.36[h:]min:sec. CPU time: user 2.19 sys 0.19 (101%). Peak memory: 232524KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
4_1_cts                            2            227 9fad5681517472ae252c
cp ./results/asap7/tritone/baseline/4_1_cts.odb ./results/asap7/tritone/baseline/4_cts.odb
/OpenROAD-flow-scripts/flow/scripts/flow.sh 5_1_grt global_route
Running global_route.tcl, stage 5_1_grt
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/4_cts.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
pin_access
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ternary_cpu_system
Die area:                 ( 0 0 ) ( 12152 12152 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     443
Number of terminals:      111
Number of snets:          2
Number of nets:           470

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 85.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 5900.
[INFO DRT-0033] V1 shape region query size = 7358.
[INFO DRT-0033] M2 shape region query size = 348.
[INFO DRT-0033] V2 shape region query size = 180.
[INFO DRT-0033] M3 shape region query size = 180.
[INFO DRT-0033] V3 shape region query size = 120.
[INFO DRT-0033] M4 shape region query size = 156.
[INFO DRT-0033] V4 shape region query size = 120.
[INFO DRT-0033] M5 shape region query size = 145.
[INFO DRT-0033] V5 shape region query size = 16.
[INFO DRT-0033] M6 shape region query size = 16.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 451 pins.
[INFO DRT-0081]   Complete 85 unique inst patterns.
[INFO DRT-0084]   Complete 232 groups.
#scanned instances     = 443
#unique  instances     = 85
#stdCellGenAp          = 2228
#stdCellValidPlanarAp  = 66
#stdCellValidViaAp     = 1726
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 965
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:01, memory = 201.70 (MB), peak = 201.70 (MB)
global_route -congestion_report_file ./reports/asap7/tritone/baseline/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 114
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 16

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal       5552          4015          27.68%
M3         Vertical         6572          4881          25.73%
M4         Horizontal       4998          3718          25.61%
M5         Vertical         4886          3635          25.60%
M6         Horizontal       3520          2426          31.08%
M7         Vertical         3800          2580          32.11%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1703
[INFO GRT-0198] Via related Steiner nodes: 24
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 2114
[INFO GRT-0112] Final usage 3D: 7332

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2                4015           382            9.51%             0 /  0 /  0
M3                4881           472            9.67%             0 /  0 /  0
M4                3718           106            2.85%             0 /  0 /  0
M5                3635            30            0.83%             0 /  0 /  0
M6                2426             0            0.00%             0 /  0 /  0
M7                2580             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            21255           990            4.66%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 929 um
[INFO GRT-0014] Routed nets: 420
Perform buffer insertion and gate resizing...
repair_design -verbose
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       471
       10 |     +0.0% |       0 |       0 |             0 |       461
       20 |     +0.0% |       0 |       0 |             0 |       451
       30 |     +0.0% |       0 |       0 |             0 |       441
       40 |     +0.0% |       0 |       0 |             0 |       431
       50 |     +0.0% |       0 |       0 |             0 |       421
       60 |     +0.0% |       0 |       0 |             0 |       411
       70 |     +0.0% |       0 |       0 |             0 |       401
       80 |     +0.0% |       0 |       0 |             0 |       391
       90 |     +0.0% |       0 |       0 |             0 |       381
      100 |     +0.0% |       0 |       0 |             0 |       371
      110 |     +0.0% |       0 |       0 |             0 |       361
      120 |     +0.0% |       0 |       0 |             0 |       351
      130 |     +0.0% |       0 |       0 |             0 |       341
      140 |     +0.0% |       0 |       0 |             0 |       331
      150 |     +0.2% |       0 |       1 |             1 |       321
      160 |     +0.2% |       0 |       1 |             1 |       311
      170 |     +0.2% |       0 |       1 |             1 |       301
      180 |     +0.2% |       0 |       1 |             1 |       291
      190 |     +0.2% |       0 |       1 |             1 |       281
      200 |     +0.2% |       0 |       1 |             1 |       271
      210 |     +0.2% |       0 |       1 |             1 |       261
      220 |     +0.2% |       0 |       1 |             1 |       251
      230 |     +0.2% |       0 |       1 |             1 |       241
      240 |     +0.2% |       0 |       1 |             1 |       231
      250 |     +0.2% |       0 |       1 |             1 |       221
      260 |     +0.2% |       0 |       1 |             1 |       211
      270 |     +0.2% |       0 |       1 |             1 |       201
      280 |     +0.2% |       0 |       1 |             1 |       191
      290 |     +0.2% |       0 |       1 |             1 |       181
      300 |     +0.2% |       0 |       1 |             1 |       171
      310 |     +0.2% |       0 |       1 |             1 |       161
      320 |     +0.2% |       0 |       1 |             1 |       151
      330 |     +0.2% |       0 |       1 |             1 |       141
      340 |     +0.2% |       0 |       1 |             1 |       131
      350 |     +0.2% |       0 |       1 |             1 |       121
      360 |     +0.2% |       0 |       1 |             1 |       111
      370 |     +0.2% |       0 |       1 |             1 |       101
      380 |     +0.2% |       0 |       1 |             1 |        91
      390 |     +0.2% |       0 |       1 |             1 |        81
      400 |     +0.2% |       0 |       1 |             1 |        71
      410 |     +0.2% |       0 |       1 |             1 |        61
      420 |     +0.2% |       0 |       1 |             1 |        51
      430 |     +0.2% |       0 |       1 |             1 |        41
      440 |     +0.2% |       0 |       1 |             1 |        31
      450 |     +0.2% |       0 |       1 |             1 |        21
      460 |     +0.2% |       0 |       1 |             1 |        11
      470 |     +0.2% |       0 |       1 |             1 |         1
    final |     +0.2% |       0 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.3 u
average displacement        0.0 u
max displacement            0.3 u
original HPWL             528.7 u
legalized HPWL            529.0 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/tritone/baseline/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             529.0 u
legalized HPWL            529.0 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/tritone/baseline/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/tritone/baseline/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 38 um^2 59% utilization.
[INFO FLW-0007] clock core_clock period 1000.000000
[INFO FLW-0008] Clock core_clock period 376.042
[INFO FLW-0009] Clock core_clock slack 604.166
[INFO FLW-0011] Path endpoint path count 69
Elapsed time: 0:03.34[h:]min:sec. CPU time: user 38.31 sys 0.58 (1161%). Peak memory: 300280KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_1_grt                            3            293 259d2a2c6d97df5b5f43
/OpenROAD-flow-scripts/flow/scripts/flow.sh 5_2_route detail_route
Running detail_route.tcl, stage 5_2_route
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/5_1_grt.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
detailed_route -output_drc ./reports/asap7/tritone/baseline/5_route_drc.rpt -output_maze ./results/asap7/tritone/baseline/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ternary_cpu_system
Die area:                 ( 0 0 ) ( 12152 12152 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     444
Number of terminals:      111
Number of snets:          2
Number of nets:           471

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 85.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 5913.
[INFO DRT-0033] V1 shape region query size = 7358.
[INFO DRT-0033] M2 shape region query size = 348.
[INFO DRT-0033] V2 shape region query size = 180.
[INFO DRT-0033] M3 shape region query size = 180.
[INFO DRT-0033] V3 shape region query size = 120.
[INFO DRT-0033] M4 shape region query size = 156.
[INFO DRT-0033] V4 shape region query size = 120.
[INFO DRT-0033] M5 shape region query size = 145.
[INFO DRT-0033] V5 shape region query size = 16.
[INFO DRT-0033] M6 shape region query size = 16.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 451 pins.
[INFO DRT-0081]   Complete 85 unique inst patterns.
[INFO DRT-0084]   Complete 233 groups.
#scanned instances     = 444
#unique  instances     = 85
#stdCellGenAp          = 2228
#stdCellValidPlanarAp  = 66
#stdCellValidViaAp     = 1726
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 967
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:01, memory = 266.53 (MB), peak = 266.53 (MB)

[INFO DRT-0157] Number of guides:     2357

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 570 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 570 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 738.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 632.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 322.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 83.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 42.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 0.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 267.03 (MB), peak = 267.03 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1102 vertical wires in 1 frboxes and 715 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 59 vertical wires in 1 frboxes and 102 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 274.28 (MB), peak = 274.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 274.53 (MB), peak = 274.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 547.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 477.16 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 404.39 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 329.93 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 478.25 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 369.24 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 501.19 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 392.65 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:03, memory = 405.41 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer          M1     M2     M3
EOL                  0      3      0
Metal Spacing        5      1      1
Short                1      2      0
eolKeepOut           0      9      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 917.34 (MB), peak = 959.16 (MB)
Total wire length = 569 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 197 um.
Total wire length on LAYER M3 = 261 um.
Total wire length on LAYER M4 = 80 um.
Total wire length on LAYER M5 = 29 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2341.
Up-via summary (total 2341):

---------------
 Active       0
     M1     936
     M2    1219
     M3     145
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2341


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 1173.07 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 995.87 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 1309.82 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 1175.97 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:01, memory = 1056.15 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:02, memory = 1294.76 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 1092.95 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 1385.39 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:03, memory = 1266.46 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 1130.63 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M2
EOL                  2
eolKeepOut           6
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 1173.63 (MB), peak = 1418.20 (MB)
Total wire length = 565 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 195 um.
Total wire length on LAYER M3 = 266 um.
Total wire length on LAYER M4 = 75 um.
Total wire length on LAYER M5 = 27 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2282.
Up-via summary (total 2282):

---------------
 Active       0
     M1     935
     M2    1181
     M3     125
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2282


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1173.63 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1188.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1188.74 (MB), peak = 1418.20 (MB)
Total wire length = 564 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 191 um.
Total wire length on LAYER M3 = 266 um.
Total wire length on LAYER M4 = 78 um.
Total wire length on LAYER M5 = 27 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2269.
Up-via summary (total 2269):

---------------
 Active       0
     M1     935
     M2    1167
     M3     126
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2269


[INFO DRT-0198] Complete detail routing.
Total wire length = 564 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 191 um.
Total wire length on LAYER M3 = 266 um.
Total wire length on LAYER M4 = 78 um.
Total wire length on LAYER M5 = 27 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2269.
Up-via summary (total 2269):

---------------
 Active       0
     M1     935
     M2    1167
     M3     126
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2269


[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:08, memory = 1188.74 (MB), peak = 1418.20 (MB)

[INFO DRT-0180] Post processing.
Took 10 seconds: detailed_route -output_drc ./reports/asap7/tritone/baseline/5_route_drc.rpt -output_maze ./results/asap7/tritone/baseline/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Report metrics stage 5, detailed route...

==========================================================================
detailed route report_design_area
--------------------------------------------------------------------------
Design area 38 um^2 59% utilization.
Elapsed time: 0:11.41[h:]min:sec. CPU time: user 38.65 sys 2.26 (358%). Peak memory: 1452232KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                         11           1418 4324da96a730d5abf8a3
/OpenROAD-flow-scripts/flow/scripts/flow.sh 5_3_fillcell fillcell
Running fillcell.tcl, stage 5_3_fillcell
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/5_2_route.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
filler_placement "FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R"
[INFO DPL-0001] Placed 375 filler instances.
Elapsed time: 0:00.94[h:]min:sec. CPU time: user 0.87 sys 0.07 (100%). Peak memory: 194528KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_3_fillcell                       0            189 50022e9b4b9619bb63ad
cp ./results/asap7/tritone/baseline/5_3_fillcell.odb ./results/asap7/tritone/baseline/5_route.odb
cp ./results/asap7/tritone/baseline/5_1_grt.sdc ./results/asap7/tritone/baseline/5_route.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 6_1_fill density_fill
Running density_fill.tcl, stage 6_1_fill
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/5_route.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
exec cp ./results/asap7/tritone/baseline/5_route.odb ./results/asap7/tritone/baseline/6_1_fill.odb
Elapsed time: 0:00.91[h:]min:sec. CPU time: user 0.85 sys 0.06 (100%). Peak memory: 193780KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
6_1_fill                           0            189 50022e9b4b9619bb63ad
cp ./results/asap7/tritone/baseline/5_route.sdc ./results/asap7/tritone/baseline/6_1_fill.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 6_report final_report
Running final_report.tcl, stage 6_report
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/baseline/6_1_fill.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /OpenROAD-flow-scripts/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation ternary_cpu_system (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1655 rc segments
[INFO RCX-0439] Coupling Cap extraction ternary_cpu_system ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 56% of 1717 wires extracted
[INFO RCX-0442] 100% of 1717 wires extracted
[INFO RCX-0045] Extract 471 nets, 2076 rsegs, 2076 caps, 1472 ccs
[INFO RCX-0443] 471 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
########## IR report #################
Net              : VDD
Corner           : default
Total power      : 3.66e-05 W
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.69e-01 V
Average voltage  : 7.70e-01 V
Average IR drop  : 9.05e-05 V
Worstcase IR drop: 6.34e-04 V
Percentage drop  : 0.08 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
########## IR report #################
Net              : VSS
Corner           : default
Total power      : 3.66e-05 W
Supply voltage   : 0.00e+00 V
Worstcase voltage: 3.80e-04 V
Average voltage  : 9.13e-05 V
Average IR drop  : 9.13e-05 V
Worstcase IR drop: 3.80e-04 V
Percentage drop  : 0.05 %
######################################
Cell type report:                       Count       Area
  Fill cell                               375      24.07
  Tap cell                                 58       1.69
  Tie cell                                 94       4.11
  Clock buffer                              4       0.45
  Timing Repair Buffer                     54       4.42
  Inverter                                 63       2.78
  Sequential cell                          19       7.20
  Multi-Input combinational cell          152      18.69
  Total                                   819      63.42
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 38 um^2 59% utilization.
[WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-root'
Elapsed time: 0:01.81[h:]min:sec. CPU time: user 1.56 sys 0.36 (106%). Peak memory: 258408KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
6_report                           1            252                  N/A
cp ./results/asap7/tritone/baseline/5_route.sdc ./results/asap7/tritone/baseline/6_final.sdc
cp /OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef ./objects/asap7/tritone/baseline/klayout_tech.lef
SC_LEF_RELATIVE_PATH="../../../../platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef"; \
OTHER_LEFS_RELATIVE_PATHS=$(echo "<lef-files>$(realpath --relative-to=./results/asap7/tritone/baseline ./objects/asap7/tritone/baseline/klayout_tech.lef)</lef-files>"); \
sed 's,<lef-files>.*</lef-files>,<lef-files>'"$SC_LEF_RELATIVE_PATH"'</lef-files>'"$OTHER_LEFS_RELATIVE_PATHS"',g' /OpenROAD-flow-scripts/flow/platforms/asap7/KLayout/asap7.lyt > ./objects/asap7/tritone/baseline/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/OpenROAD-flow-scripts/flow/platforms/asap7/*map</map-file>,g' ./objects/asap7/tritone/baseline/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /OpenROAD-flow-scripts/flow/scripts/klayout.sh -zz -rd design_name=ternary_cpu_system \
        -rd in_def=./results/asap7/tritone/baseline/6_final.def \
        -rd in_files="/OpenROAD-flow-scripts/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/tritone/baseline/6_1_merged.gds \
        -rd tech_file=./objects/asap7/tritone/baseline/klayout.lyt \
        -rd layer_map= \
        -r /OpenROAD-flow-scripts/flow/util/def2stream.py) 2>&1 | tee /OpenROAD-flow-scripts/flow/logs/asap7/tritone/baseline/6_1_merge.log
KLayout 0.30.3
Warning: DEF UNITS does not match reader DBU (DEF UNITS is 1000 and corresponds to a DBU of 0.001, but reader DBU is set to 0.00025) (line=5, cell=, file=6_final.def)
[INFO] Reporting cells prior to loading DEF ...
	/OpenROAD-flow-scripts/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] GDS_ALLOW_EMPTY=fakeram.*
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] No orphan cells in the final layout
Elapsed time: 0:01.17[h:]min:sec. CPU time: user 0.95 sys 0.14 (93%). Peak memory: 432516KB.
cp results/asap7/tritone/baseline/6_1_merged.gds results/asap7/tritone/baseline/6_final.gds
./logs/asap7/tritone/baseline
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
1_1_yosys_canonicalize             1             94 7a08cb8034342ab2a59c
1_2_yosys                         18            158 3947be37515b831a8b3d
1_synth                            0            188 94b10149e2c87698320a
2_1_floorplan                      1            209 1f9f1110b44e4f14e415
2_2_floorplan_macro                0            187 1f9f1110b44e4f14e415
2_3_floorplan_tapcell              0            187 1239058084f7653d6df7
2_4_floorplan_pdn                  0            188 03ea2778c133efa47a9f
3_1_place_gp_skip_io              12            189 b6a5bcef3fd36f302cf1
3_2_place_iop                      0            188 dca5677d6c2c69ff7407
3_3_place_gp                      16            280 edefc7560fd1908f48a0
3_4_place_resized                  1            208 edefc7560fd1908f48a0
3_5_place_dp                       1            193 1889c321ff3cab5a8707
4_1_cts                            2            227 9fad5681517472ae252c
5_1_grt                            3            293 259d2a2c6d97df5b5f43
5_2_route                         11           1418 4324da96a730d5abf8a3
5_3_fillcell                       0            189 50022e9b4b9619bb63ad
6_1_fill                           0            189 50022e9b4b9619bb63ad
6_1_merge                          1            422                  N/A
6_report                           1            252                  N/A
Total                             68           1418                     
