LISTING FOR LOGIC DESCRIPTION FILE: 8051.pld                         Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Sep 02 11:44:55 2019

  1:Name 8051_CTRL_DECODER;
  2:Assembly 0001;
  3:Revision 1.0;
  4:PartNo U0 G22V10;
  5:Device G22V10;
  6:Company MNK / MMS;
  7:Designer Atanas Bachvaroff;
  8:Location Sofia,BG,EU;
  9:Date 28 Aug 2019;
 10:
 11:/* inputs / CPU */
 12:PIN 2 = ALE;
 13:PIN 3 = PSEN_;
 14:PIN 4 = A15_LINE;
 15:PIN 5 = A14_LINE;
 16:PIN 6 = A13_LINE;
 17:PIN 7 = RDCPU_;
 18:PIN 8 = WRCPU_;
 19:
 20:/* outputs / system / internal control bus / unbuffered / pull-up high at GAL side */
 21:PIN 23 = DIR;
 22:PIN 22 = E_;
 23:PIN 21 = ALE_;
 24:
 25:/* outputs / system / external control bus / buffered / pull-up high at external bus side */
 26:PIN 20 = RD_;
 27:PIN 19 = WR_;
 28:PIN 18 = CSF_;
 29:PIN 17 = CSR_;
 30:pin 16 = CSIO_;
 31:
 32:FIELD ADDRESS = [RDCPU_, WRCPU_, PSEN_, A15_LINE, A14_LINE, A13_LINE];
 33:FIELD DECODE = [DIR, E_, CSIO_, CSF_, CSR_, WR_, RD_];
 34:
 35:/* CP> 74HC574 U1 */
 36:ALE_ = !ALE;
 37:
 38:TABLE ADDRESS => DECODE {
 39:/* page 0 - 8K - R/W - RAM, PSEN - flash */
 40:        'b'011000 => 'b'0011010;
 41:        'b'101000 => 'b'1011001;
 42:        'b'110000 => 'b'0010110;
 43:        
 44:/* page 1 - 8K - R/W - RAM, PSEN - flash */
 45:        'b'011001 => 'b'0011010;
 46:        'b'101001 => 'b'1011001;
 47:        'b'110001 => 'b'0010110;
 48:        
 49:/* page 2 - 8K - R/W/PSEN - RAM */
 50:        'b'011010 => 'b'0011010;
 51:        'b'101010 => 'b'1011001;
 52:        'b'110010 => 'b'0011010;
 53:        

LISTING FOR LOGIC DESCRIPTION FILE: 8051.pld                         Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Sep 02 11:44:55 2019

 54:/* page 3 - 8K - R/W/PSEN - RAM */
 55:        'b'011011 => 'b'0011010;
 56:        'b'101011 => 'b'1011001;
 57:        'b'110011 => 'b'0011010;
 58:        
 59:/* page 4 - 8K - R/W/PSEN - RAM */
 60:        'b'011100 => 'b'0011010;
 61:        'b'101100 => 'b'1011001;
 62:        'b'110100 => 'b'0011010;
 63:        
 64:/* page 5 - 8K - R/W/PSEN - RAM */
 65:        'b'011101 => 'b'0011010;
 66:        'b'101101 => 'b'1011001;
 67:        'b'110101 => 'b'0011010;
 68:        
 69:/* page 6 - 8K - R/W/PSEN - RAM */
 70:        'b'011110 => 'b'0011010;
 71:        'b'101110 => 'b'1011001;
 72:        'b'110110 => 'b'0011010;
 73:        
 74:/* page 7 - 8K - R/W/PSEN - IO */
 75:        'b'011111 => 'b'0001110;
 76:        'b'101111 => 'b'1001101;
 77:        'b'110111 => 'b'0001110;
 78:        
 79:/* bus disabled / idle mode / external bus floating */
 80:        'b'111xxx => 'b'1111111;
 81:        
 82:/* bus error / external bus floating */
 83:        'b'001xxx => 'b'1111111;
 84:        'b'100xxx => 'b'1111111;
 85:        'b'010xxx => 'b'1111111;
 86:        'b'000xxx => 'b'1111111;
 87:}
 88:
 89:
 90:



Jedec Fuse Checksum       (a682)
Jedec Transmit Checksum   (f82b)
