<!doctype html><html lang=en><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><title>Computer Memory | Infinity Architect</title>
<link rel=stylesheet href=/main.css><script type=importmap>
  {
      "imports": {
        "three": "https://cdn.jsdelivr.net/npm/three@0.167.1/+esm"
      }
  }
  </script><script type=module src=/theme.mjs></script><style>.tag-android{background-color:hsl(0deg 80% 70%)}.dark .tag-android{background-color:hsl(0deg 80% 20%)}.tag-annotation{background-color:hsl(50deg 80% 70%)}.dark .tag-annotation{background-color:hsl(50deg 80% 20%)}.tag-assembly{background-color:hsl(100deg 80% 70%)}.dark .tag-assembly{background-color:hsl(100deg 80% 20%)}.tag-asymmetrical-cryptography{background-color:hsl(150deg 80% 70%)}.dark .tag-asymmetrical-cryptography{background-color:hsl(150deg 80% 20%)}.tag-awk{background-color:hsl(200deg 80% 70%)}.dark .tag-awk{background-color:hsl(200deg 80% 20%)}.tag-bootloader{background-color:hsl(250deg 80% 70%)}.dark .tag-bootloader{background-color:hsl(250deg 80% 20%)}.tag-bytecode{background-color:hsl(300deg 80% 70%)}.dark .tag-bytecode{background-color:hsl(300deg 80% 20%)}.tag-c{background-color:hsl(350deg 80% 70%)}.dark .tag-c{background-color:hsl(350deg 80% 20%)}.tag-cxx{background-color:hsl(40deg 80% 70%)}.dark .tag-cxx{background-color:hsl(40deg 80% 20%)}.tag-cxx-stl{background-color:hsl(90deg 80% 70%)}.dark .tag-cxx-stl{background-color:hsl(90deg 80% 20%)}.tag-cgroup{background-color:hsl(140deg 80% 70%)}.dark .tag-cgroup{background-color:hsl(140deg 80% 20%)}.tag-cheetsheet{background-color:hsl(190deg 80% 70%)}.dark .tag-cheetsheet{background-color:hsl(190deg 80% 20%)}.tag-clang{background-color:hsl(240deg 80% 70%)}.dark .tag-clang{background-color:hsl(240deg 80% 20%)}.tag-coding-theory{background-color:hsl(290deg 80% 70%)}.dark .tag-coding-theory{background-color:hsl(290deg 80% 20%)}.tag-compression{background-color:hsl(340deg 80% 70%)}.dark .tag-compression{background-color:hsl(340deg 80% 20%)}.tag-concept{background-color:hsl(30deg 80% 70%)}.dark .tag-concept{background-color:hsl(30deg 80% 20%)}.tag-cpu{background-color:hsl(80deg 80% 70%)}.dark .tag-cpu{background-color:hsl(80deg 80% 20%)}.tag-crawler{background-color:hsl(130deg 80% 70%)}.dark .tag-crawler{background-color:hsl(130deg 80% 20%)}.tag-cryptography{background-color:hsl(180deg 80% 70%)}.dark .tag-cryptography{background-color:hsl(180deg 80% 20%)}.tag-css{background-color:hsl(230deg 80% 70%)}.dark .tag-css{background-color:hsl(230deg 80% 20%)}.tag-database{background-color:hsl(280deg 80% 70%)}.dark .tag-database{background-color:hsl(280deg 80% 20%)}.tag-deflate{background-color:hsl(330deg 80% 70%)}.dark .tag-deflate{background-color:hsl(330deg 80% 20%)}.tag-design{background-color:hsl(20deg 80% 70%)}.dark .tag-design{background-color:hsl(20deg 80% 20%)}.tag-dns{background-color:hsl(70deg 80% 70%)}.dark .tag-dns{background-color:hsl(70deg 80% 20%)}.tag-dom{background-color:hsl(120deg 80% 70%)}.dark .tag-dom{background-color:hsl(120deg 80% 20%)}.tag-driver{background-color:hsl(170deg 80% 70%)}.dark .tag-driver{background-color:hsl(170deg 80% 20%)}.tag-elastic{background-color:hsl(220deg 80% 70%)}.dark .tag-elastic{background-color:hsl(220deg 80% 20%)}.tag-elf{background-color:hsl(270deg 80% 70%)}.dark .tag-elf{background-color:hsl(270deg 80% 20%)}.tag-elk{background-color:hsl(320deg 80% 70%)}.dark .tag-elk{background-color:hsl(320deg 80% 20%)}.tag-flex{background-color:hsl(10deg 80% 70%)}.dark .tag-flex{background-color:hsl(10deg 80% 20%)}.tag-gc{background-color:hsl(60deg 80% 70%)}.dark .tag-gc{background-color:hsl(60deg 80% 20%)}.tag-gcc{background-color:hsl(110deg 80% 70%)}.dark .tag-gcc{background-color:hsl(110deg 80% 20%)}.tag-gnu{background-color:hsl(160deg 80% 70%)}.dark .tag-gnu{background-color:hsl(160deg 80% 20%)}.tag-go{background-color:hsl(210deg 80% 70%)}.dark .tag-go{background-color:hsl(210deg 80% 20%)}.tag-gzip{background-color:hsl(260deg 80% 70%)}.dark .tag-gzip{background-color:hsl(260deg 80% 20%)}.tag-hash{background-color:hsl(310deg 80% 70%)}.dark .tag-hash{background-color:hsl(310deg 80% 20%)}.tag-http{background-color:hsl(0deg 80% 70%)}.dark .tag-http{background-color:hsl(0deg 80% 20%)}.tag-huffman{background-color:hsl(50deg 80% 70%)}.dark .tag-huffman{background-color:hsl(50deg 80% 20%)}.tag-java{background-color:hsl(100deg 80% 70%)}.dark .tag-java{background-color:hsl(100deg 80% 20%)}.tag-java-module{background-color:hsl(150deg 80% 70%)}.dark .tag-java-module{background-color:hsl(150deg 80% 20%)}.tag-javascript{background-color:hsl(200deg 80% 70%)}.dark .tag-javascript{background-color:hsl(200deg 80% 20%)}.tag-jdk{background-color:hsl(250deg 80% 70%)}.dark .tag-jdk{background-color:hsl(250deg 80% 20%)}.tag-js{background-color:hsl(300deg 80% 70%)}.dark .tag-js{background-color:hsl(300deg 80% 20%)}.tag-jvm{background-color:hsl(350deg 80% 70%)}.dark .tag-jvm{background-color:hsl(350deg 80% 20%)}.tag-kernel{background-color:hsl(40deg 80% 70%)}.dark .tag-kernel{background-color:hsl(40deg 80% 20%)}.tag-lexer{background-color:hsl(90deg 80% 70%)}.dark .tag-lexer{background-color:hsl(90deg 80% 20%)}.tag-linux{background-color:hsl(140deg 80% 70%)}.dark .tag-linux{background-color:hsl(140deg 80% 20%)}.tag-log4j2{background-color:hsl(190deg 80% 70%)}.dark .tag-log4j2{background-color:hsl(190deg 80% 20%)}.tag-lz77{background-color:hsl(240deg 80% 70%)}.dark .tag-lz77{background-color:hsl(240deg 80% 20%)}.tag-make{background-color:hsl(290deg 80% 70%)}.dark .tag-make{background-color:hsl(290deg 80% 20%)}.tag-makefile{background-color:hsl(340deg 80% 70%)}.dark .tag-makefile{background-color:hsl(340deg 80% 20%)}.tag-maven{background-color:hsl(30deg 80% 70%)}.dark .tag-maven{background-color:hsl(30deg 80% 20%)}.tag-memory{background-color:hsl(80deg 80% 70%)}.dark .tag-memory{background-color:hsl(80deg 80% 20%)}.tag-multithreading{background-color:hsl(130deg 80% 70%)}.dark .tag-multithreading{background-color:hsl(130deg 80% 20%)}.tag-mybatis{background-color:hsl(180deg 80% 70%)}.dark .tag-mybatis{background-color:hsl(180deg 80% 20%)}.tag-mysql{background-color:hsl(230deg 80% 70%)}.dark .tag-mysql{background-color:hsl(230deg 80% 20%)}.tag-nasm{background-color:hsl(280deg 80% 70%)}.dark .tag-nasm{background-color:hsl(280deg 80% 20%)}.tag-node{background-color:hsl(330deg 80% 70%)}.dark .tag-node{background-color:hsl(330deg 80% 20%)}.tag-nodejs{background-color:hsl(20deg 80% 70%)}.dark .tag-nodejs{background-color:hsl(20deg 80% 20%)}.tag-openssl{background-color:hsl(70deg 80% 70%)}.dark .tag-openssl{background-color:hsl(70deg 80% 20%)}.tag-playwright{background-color:hsl(120deg 80% 70%)}.dark .tag-playwright{background-color:hsl(120deg 80% 20%)}.tag-posix{background-color:hsl(170deg 80% 70%)}.dark .tag-posix{background-color:hsl(170deg 80% 20%)}.tag-powershell{background-color:hsl(220deg 80% 70%)}.dark .tag-powershell{background-color:hsl(220deg 80% 20%)}.tag-programming-langauge{background-color:hsl(270deg 80% 70%)}.dark .tag-programming-langauge{background-color:hsl(270deg 80% 20%)}.tag-programming-language{background-color:hsl(320deg 80% 70%)}.dark .tag-programming-language{background-color:hsl(320deg 80% 20%)}.tag-qemu{background-color:hsl(10deg 80% 70%)}.dark .tag-qemu{background-color:hsl(10deg 80% 20%)}.tag-redis{background-color:hsl(60deg 80% 70%)}.dark .tag-redis{background-color:hsl(60deg 80% 20%)}.tag-retrocomputing{background-color:hsl(110deg 80% 70%)}.dark .tag-retrocomputing{background-color:hsl(110deg 80% 20%)}.tag-rfc{background-color:hsl(160deg 80% 70%)}.dark .tag-rfc{background-color:hsl(160deg 80% 20%)}.tag-sdram{background-color:hsl(210deg 80% 70%)}.dark .tag-sdram{background-color:hsl(210deg 80% 20%)}.tag-sed{background-color:hsl(260deg 80% 70%)}.dark .tag-sed{background-color:hsl(260deg 80% 20%)}.tag-slf4j{background-color:hsl(310deg 80% 70%)}.dark .tag-slf4j{background-color:hsl(310deg 80% 20%)}.tag-spring{background-color:hsl(0deg 80% 70%)}.dark .tag-spring{background-color:hsl(0deg 80% 20%)}.tag-spring-boot{background-color:hsl(50deg 80% 70%)}.dark .tag-spring-boot{background-color:hsl(50deg 80% 20%)}.tag-spring-data{background-color:hsl(100deg 80% 70%)}.dark .tag-spring-data{background-color:hsl(100deg 80% 20%)}.tag-spring-ioc{background-color:hsl(150deg 80% 70%)}.dark .tag-spring-ioc{background-color:hsl(150deg 80% 20%)}.tag-sql{background-color:hsl(200deg 80% 70%)}.dark .tag-sql{background-color:hsl(200deg 80% 20%)}.tag-streaming{background-color:hsl(250deg 80% 70%)}.dark .tag-streaming{background-color:hsl(250deg 80% 20%)}.tag-template{background-color:hsl(300deg 80% 70%)}.dark .tag-template{background-color:hsl(300deg 80% 20%)}.tag-testing{background-color:hsl(350deg 80% 70%)}.dark .tag-testing{background-color:hsl(350deg 80% 20%)}.tag-thymeleaf{background-color:hsl(40deg 80% 70%)}.dark .tag-thymeleaf{background-color:hsl(40deg 80% 20%)}.tag-tls{background-color:hsl(90deg 80% 70%)}.dark .tag-tls{background-color:hsl(90deg 80% 20%)}.tag-tomcat{background-color:hsl(140deg 80% 70%)}.dark .tag-tomcat{background-color:hsl(140deg 80% 20%)}.tag-transaction{background-color:hsl(190deg 80% 70%)}.dark .tag-transaction{background-color:hsl(190deg 80% 20%)}.tag-transistor{background-color:hsl(240deg 80% 70%)}.dark .tag-transistor{background-color:hsl(240deg 80% 20%)}.tag-ts{background-color:hsl(290deg 80% 70%)}.dark .tag-ts{background-color:hsl(290deg 80% 20%)}.tag-typescript{background-color:hsl(340deg 80% 70%)}.dark .tag-typescript{background-color:hsl(340deg 80% 20%)}.tag-unix{background-color:hsl(30deg 80% 70%)}.dark .tag-unix{background-color:hsl(30deg 80% 20%)}.tag-web{background-color:hsl(80deg 80% 70%)}.dark .tag-web{background-color:hsl(80deg 80% 20%)}.tag-x86{background-color:hsl(130deg 80% 70%)}.dark .tag-x86{background-color:hsl(130deg 80% 20%)}.tag-x86_64{background-color:hsl(180deg 80% 70%)}.dark .tag-x86_64{background-color:hsl(180deg 80% 20%)}.tag-x86-64{background-color:hsl(230deg 80% 70%)}.dark .tag-x86-64{background-color:hsl(230deg 80% 20%)}.tag-xpath{background-color:hsl(280deg 80% 70%)}.dark .tag-xpath{background-color:hsl(280deg 80% 20%)}.tag-zlib{background-color:hsl(330deg 80% 70%)}.dark .tag-zlib{background-color:hsl(330deg 80% 20%)}</style></head><body><script>localStorage.getItem("dark-theme")&&document.body.classList.add("dark")</script><header><h2 id=banner><a href=/>Infinity Architect</a></h2><div id=top-sections><a href=/android/ class=hoverable>Android </a><a href=/cxx/ class=hoverable>C/C++ </a><a href=/compression/ class=hoverable>Compression </a><a href=/cpu/ class=hoverable>CPU </a><a href=/crypto/ class=hoverable>Cryptography </a><a href=/db/ class=hoverable>Database </a><a href=/ee/ class=active>Electronic Engineering </a><a href=/linux/ class=hoverable>GNU/Linux </a><a href=/go/ class=hoverable>Golang </a><a href=/java/ class=hoverable>Java </a><a href=/microservice/ class=hoverable>Microservice </a><a href=/net/ class=hoverable>Network & Protocol </a><a href=/physics/ class=hoverable>Physics </a><a href=/retro/ class=hoverable>Retro-Computing </a><a href=/toy/ class=hoverable>Toys </a><a href=/windev/ class=hoverable>Window</a></div><div class=theme-switch style="align-self:center;margin:auto 20px"><input type=checkbox id=theme-checkbox>
<label for=theme-checkbox><div></div><span><svg viewBox="0 0 24 24" fill="currentcolor" class="w-6 h-6"><path fill-rule="evenodd" d="M9.528 1.718a.75.75.0 01.162.819A8.97 8.97.0 009 6a9 9 0 009 9 8.97 8.97.0 003.463-.69.75.75.0 01.981.98 10.503 10.503.0 01-9.694 6.46c-5.799.0-10.5-4.701-10.5-10.5.0-4.368 2.667-8.112 6.46-9.694a.75.75.0 01.818.162z" clip-rule="evenodd"/></svg>
</span><span><svg viewBox="0 0 24 24" fill="currentcolor" class="w-6 h-6"><path d="M12 2.25a.75.75.0 01.75.75v2.25a.75.75.0 01-1.5.0V3a.75.75.0 01.75-.75zM7.5 12a4.5 4.5.0 119 0 4.5 4.5.0 01-9 0zM18.894 6.166a.75.75.0 00-1.06-1.06l-1.591 1.59a.75.75.0 101.06 1.061l1.591-1.59zM21.75 12a.75.75.0 01-.75.75h-2.25a.75.75.0 010-1.5H21a.75.75.0 01.75.75zm-3.916 6.894a.75.75.0 001.06-1.06l-1.59-1.591a.75.75.0 10-1.061 1.06l1.59 1.591zM12 18a.75.75.0 01.75.75V21a.75.75.0 01-1.5.0v-2.25A.75.75.0 0112 18zM7.758 17.303a.75.75.0 00-1.061-1.06l-1.591 1.59a.75.75.0 001.06 1.061l1.591-1.59zM6 12a.75.75.0 01-.75.75H3a.75.75.0 010-1.5h2.25A.75.75.0 016 12zm.697-4.243a.75.75.0 001.06-1.06l-1.59-1.591a.75.75.0 00-1.061 1.06l1.59 1.591z"/></svg></span></label></div></header><main><div style=font-family:monospace;font-size:1.5em><div class=basic-text>/<a href=/>HOME</a>/<a href=/ee/>Electronic Engineering</a>/
$</div></div><div id=section-flex class=basic-text><div style=flex:2;min-width:0><h1>Section: Computer Memory</h1><p>A <em>memory module</em> is a PCB with several memory chips mounted. It is the unit of commercial distribution.</p><p>JEDEC is the organization that standardizes MM PCB as well as the mounted chips.(<a href=https://www.jedec.org/standards-documents/focus/memory-module-designs-dimms/DDR4/all>Example: specs of all DDR4 MM.</a>).</p><p>Each memory chip is called a <em>SDRAM component</em> by JEDEC&rsquo;s speak.</p><h2 id=jedec>JEDEC</h2><p>JEDEC is the standard maker in memory industry consists of more than 300 companies. It&rsquo;s divided committees numbered like <code>JC-XX</code>, each responsible for a topic. A committee may be dismissed after it finished its work, e.g. <code>JC-25</code> published tansistor standards but doesn&rsquo;t exist any more. <a href=https://www.jedec.org/committees>list of all current active committees and their jobs</a></p><p>JEDEC standard&rsquo;s title consists of a letters prefix for document type, and a self incremental number (though gap exists for abandoned ones), e.g. in <code>JESD79-4B</code>, <code>JESD</code> means &ldquo;JEDEC standard&rdquo;, <code>79</code> is the index for all <code>DDR</code> SDRAM stds, and <code>4</code> indicates <code>DDR4</code>, and <code>B</code> is the revision number.</p><p><a href=https://www.jedec.org/standards-documents/facet/document-types>https://www.jedec.org/standards-documents/facet/document-types</a></p><h2 id=comparison-of-generations>Comparison of Generations</h2><p>sdr:</p><ul><li>single data rate: <code>DQ</code> transfers (i.e. get rewritten) a cell at each <code>CLK</code> up edge</li><li>pipelined (unbuffered): each <code>READ</code> fetch <code>BL</code> cells, to transfer a cell means writting DQ once.</li></ul><p>ddr1:</p><ul><li>double data rate: <code>DQ</code> transfers (i.e. get rewritten) a cell at both <code>CLK</code> up and down edges</li><li>2n-prefetch (2n buffered): , i.e. to transfer a cell means writting DQ twice.</li></ul><p>ddr2:</p><ul><li>double data rate: transfer a cell (i.e. rewrite <code>DQ</code>) at both <code>CLK</code> up and down edges</li><li>4n-prefetch (4n buffered):</li></ul><p>Using prefetch / larger prefetch buffer doesn&rsquo;t directly make the chip faster (i.e. make number-of-transfer-per-clock larger),
but is necessary in order to design chip with higher <code>CLK</code> rate.</p><table><thead><tr><th></th><th>CLK freq</th><th>cell transfer freq</th><th>DQ write frequency</th><th>bits rate (for x8 device)</th><th></th></tr></thead><tbody><tr><td>SDR</td><td>133 MHz/s</td><td>133M cells/s</td><td>133M transfer/s</td><td>1066 Mbits/s</td><td></td></tr><tr><td>DDR1</td><td>133 MHz/s</td><td>266M cells/s</td><td>533 M transfer/s</td><td>4200 Mbits/s</td><td></td></tr><tr><td>DDR2</td><td>133 MHz/s</td><td>266M cells/s</td><td>1066 M transfer/s</td><td>8500 Mbits/s</td><td></td></tr><tr><td>DDR3</td><td>133 MHz/s</td><td></td><td></td><td></td><td></td></tr><tr><td>DDR4</td><td>133 MHz/s</td><td></td><td></td><td></td><td></td></tr><tr><td>DDR5</td><td>133 MHz/s</td><td></td><td></td><td></td><td>&ndash;></td></tr></tbody></table><h2 id=configuration>Configuration</h2><p>A SDRAM chip of given bit capacity can come in the form of different <em>configurations</em>, differed by their <em>width</em> and <em>number of cells</em>,
as long as the product of these 2 numbers is the same.</p><p>For all SDARM chip, these quantities ALWAYS equal:</p><ol><li>its width, usually 4/8/16, denoted <code>x4</code>/<code>x8</code>/<code>x16</code></li><li>number of bits stored per cell (per column location in a row)</li><li>number of its <code>DQ</code> lines.</li></ol><p>e.g. An 1 Gigabits chip may comes 3 flavor:</p><table><thead><tr><th>cell count</th><th>width</th><th>bank count</th></tr></thead><tbody><tr><td>32 Meg</td><td>x4</td><td>4</td></tr><tr><td>16 Meg</td><td>x8</td><td>4</td></tr><tr><td>8 Meg</td><td>x16</td><td>4</td></tr></tbody></table><p>where 1 <code>Meg</code> is 1024*1024 cells.</p><h2 id=bank>Bank</h2><p>A SDRAM chip is internally organized as banks. Each bank is a plane matrix of some number of rows and columns.
Each cell holds its width number of bits.</p><p>For example, <code>micron MT48LC16M8A2</code> is a x8 chip which has 4 banks of 4096 rows x 1024 columns each.</p><p>The purpose of the bank division is to allow accessing other banks while a given bank is prechraging (thus must wait <code>t_RP</code>).
A smart user should be able to distribute data into different banks s.t. <code>PRECHARGE</code> punishment in a bank can be hide by accessing other banks.</p><p>Each bank can only have 1 <code>ACTIVATE</code>d row. It&rsquo;s an error to <code>ACTIVATE</code> a second row before <code>PRECHARGE</code> a first one.</p><h2 id=common-pins>Common Pins</h2><p>A suffix <code>_n</code> or <code>#</code> indicate a low-active pin.</p><table><thead><tr><th>symbol</th><th>name</th><th>type</th><th>desc</th></tr></thead><tbody><tr><td><code>Vdd</code></td><td>chip power</td><td>power</td><td>chip basic power supply</td></tr><tr><td><code>Vss</code></td><td>chip ground</td><td>power</td><td></td></tr><tr><td><code>Vddq</code></td><td>DQ power</td><td>power</td><td><code>DQ</code> uses isolated power and ground for improved noise immunity.</td></tr><tr><td><code>Vssq</code></td><td>DQ ground</td><td>power</td><td></td></tr><tr><td><code>Vpp</code></td><td>DRAM power</td><td>power</td><td></td></tr><tr><td><code>CLK</code> / <code>CK_t</code></td><td>clock (true)</td><td>clock input</td><td>the classic clock the whole system samples at whose up edge.</td></tr><tr><td><code>CK_c</code></td><td>clock (complement)</td><td>clock input</td><td>differential clock to <code>CK_t</code></td></tr><tr><td><code>CKE</code></td><td>clock enabled</td><td>flag input</td><td>HIGH active. Assert/Deassert to exit/enter power saving/down mode.</td></tr><tr><td><code>CS#</code></td><td>chip select</td><td>flag input</td><td>LOW active. Deasserting it makes ALL command input ignored.</td></tr><tr><td><code>RAS#</code></td><td>row address select</td><td>flag input</td><td>LOW active.</td></tr><tr><td><code>CAS#</code></td><td>column address select</td><td>flag input</td><td>LOW active.</td></tr><tr><td><code>WE#</code></td><td>write enabled</td><td>flag input</td><td>LOW active.</td></tr><tr><td><code>DQ[0:??]</code></td><td>data IO (I+O=Q)</td><td>input & output</td><td></td></tr><tr><td><code>DQM</code> / <code>DQMH</code></td><td>DQ mask (high)</td><td>flag input</td><td>HIGH active. The same pin is known as <code>DQMH</code> to diff from <code>DQML</code> when present. Asserting it, after some delay, 1)always masks the input DQ for a <code>WRITE</code> command; 2) on some chip also makes <code>DQ</code> high-z for a <code>READ</code> command</td></tr><tr><td><code>DQML</code></td><td>DQM mask low</td><td>flag input</td><td>HIGH active. For chip with wider <code>DQ</code>, <code>DQMH</code> controls <code>DQ[higher half]</code>, and <code>DQML</code> controls <code>DQ[lower half]</code></td></tr><tr><td><code>BA[0:1]</code></td><td>bank address</td><td>addr input</td><td></td></tr><tr><td><code>A[0:??]</code></td><td>address bus</td><td>addr input</td><td></td></tr></tbody></table><h2 id=common-command--post-command-time-restriction>Common Command & Post Command time restriction</h2><h3 id=activatebank-row-address-or-active-in-old-sdr-spec><code>ACTIVATE(bank, row address)</code> (or <code>ACTIVE</code> in old SDR spec)</h3><ul><li><code>t_RCD</code>: minimal interval user must wait btwn <code>ACTIVATE</code> and later <code>READ</code> or <code>WRITE</code> on that row.</li><li><code>t_RC</code>: minimal interval user must wait btwn 2 <code>ACTIVATE</code> in the same bank.</li><li><code>t_RDD</code> minimal interval user must wait btwn 2 <code>ACTIVATE</code> across all bank, usually small.</li></ul><h3 id=prechargebank--precharge_all><code>PRECHARGE(bank)</code> / <code>PRECHARGE_ALL()</code></h3><ul><li><code>t_RP</code>: minimal interval user must wait btwn a <code>precharge</code> and any non-NOP command in the same bank.</li></ul><h3 id=read-start-read-burst-or-one-off-read-then-precharge><code>READ</code>: start read burst, or one-off read then precharge</h3><p><code># of row > # of column</code>, so a <code>READ</code> or <code>WRITE</code> will not use all the address lines.
An unused higher bit of <code>A[]</code> bus will be used to indicate whether this is a auto-precharge read / write.</p><ul><li><code>CL (CAS Latency)</code>:</li></ul><h3 id=write-start-write-burst-or-one-off-write-then-precharge><code>WRITE</code>: start write burst, or one-off write then precharge</h3><h3 id=refresh--auto-refresh--self-refresh-mode><code>REFRESH</code> / <code>AUTO REFRESH</code> / self refresh mode</h3><p>Auto means chip maintain the self-incrementing address counter, thus user doesn&rsquo;t need to specify the address.</p><h2 id=burst>Burst</h2><p>All modern SDRAM chip performs read / write in a <em>burst</em> manner, parameterized by an <code>BL</code> value configurable via the mode register.
Each row in a bank is logically divided into <code>BL</code>-sized blocks.</p><p>A <code>READ</code> command selecting a specific cell effectively selects the block that cell is in.
Instead of only outputing the request cell, the content of all cells in that block will be made available on <code>DQ</code> one after one, in either <code>Sequential</code> or <code>Interleaved</code> order determined by the <code>burst type</code> field in the mode register.</p><p>Common value of <code>BL</code> is 2/4/8.</p><ul><li>When <code>BL=1</code>, a burst read effectively decay to a single cell read. Depending on the chip, <code>BL=1</code> may be not supported.</li><li><code>SDR</code> and <code>DDR1</code> supports <code>BL=FULLPAGE</code>, a special enum that continuously output all cells in a row, until a <code>BURST TERMINATE</code> command is entered.</li><li>support <code>BL</code> of larger length isn&rsquo;t really useful, as it also increase the chance of giving user unwanted data willy nilly.</li></ul></div><div style=flex:1><div style=border-radius:30px><h4>You are looking at a section page.</h3><p>Section pages are navigation nodes of this site.
A section contains articles and sub-sections.</p></div></div></div><div style=margin-top:200px><hr><h2>Articles in this section:</h2><div><div class=page-list><div class=hoverable><a href=/ee/mem/cpumemory/><div>In section:
> Electronic Engineering
> Computer Memory</div><h2 style=margin:0>Memo: What Every Programmer Should Know About Memory</h2><div style=margin-top:4px;margin-bottom:22px class=aux-text>June 27, 2024</div><div class=aux-text>This is a memo for Ulrich Drepper&rsquo;s What Every Programmer Should Know About Memory
https://people.freebsd.org/~lstewart/articles/cpumemory.pdf
Naming Unit:
GT/s: gigatransfer per seconds, i.e. billion or 10^9 MT/s: megatransfer per seconds, i.e. million or 10^6 DDR4-2666 means a DDR4 SDRAM chip is around 2666.67 MT/s.
Most commercial MM mounts 8 x8 chips per rank in order to provide a 64 bit global data bus. If the chip mounted is DDR4-2666, the whole module is named PC4-21300, because each transfer is 64 bits = 8 bytes, and 2666.</div><div style=margin-top:20px><div style=line-height:2em><span class="page-tag tag-memory">memory</span></div></div></a></div><div class=hoverable><a href=/ee/mem/sdram-mm/><div>In section:
> Electronic Engineering
> Computer Memory</div><h2 style=margin:0>SDRAM Memory Modules</h2><div style=margin-top:4px;margin-bottom:22px class=aux-text>May 27, 2024</div><div class=aux-text>Memory module The name of a MM spec is usually like DDR4 (SDRAM) DIMM with PC4-12800 or PC4-2133.
DDR (Double Data Rate) means that the DQ lines of each chip are double pumped; 4th generation of this technology. SDRAM means synchronous dynamic RAM, and is usually omitted since it&rsquo;s the default since 1990. DIMM (Dual In-line Memory Module) refers to the fact that the PCB has 2 rows of distinct pins on both side of the PCB.</div><div style=margin-top:20px><div style=line-height:2em></div></div></a></div><div class=hoverable><a href=/ee/mem/sdram-cmd/><div>In section:
> Electronic Engineering
> Computer Memory</div><h2 style=margin:0>SDRAM Chip Command & Encoding</h2><div style=margin-top:4px;margin-bottom:22px class=aux-text>May 20, 2024</div><div class=aux-text>NOP: no op REF: REFRESH DES: deselect ACTIVATE(BG, BA, A[17:0]): open a row in a bank encoding:
The ACTIVATE command is used to open (activate) a row in a particular bank for subsequent access. One bank can only have 1 opened row at the same time.
timing restriction:
t_RRD_S (s for short): minimal interval user must wait btwn 2 ACTIVATEs in different bank group. t_RRD_L (l for long): minimal interval user must wait btwn 2 ACTIVATEs in the same bank group.</div><div style=margin-top:20px><div style=line-height:2em><span class="page-tag tag-memory">memory</span>
<span class="page-tag tag-sdram">sdram</span></div></div></a></div><div class=hoverable><a href=/ee/mem/ddr4-overview/><div>In section:
> Electronic Engineering
> Computer Memory</div><h2 style=margin:0>DDR4 Overview</h2><div style=margin-top:4px;margin-bottom:22px class=aux-text>July 11, 2023</div><div class=aux-text>DDR4 chips comes in x4/8/16/32 configuration, indicating the width of DQ bus being 4/8/16/32 lines.
For pin named XX_n, LOW voltage (referred to as 0) means active/enable, and HIGH (referred as 1) means inactive/disabled.
The operation of a DDR SDRAM chip requires a LOW CS_n signal, otherwise all input will be ignored. This allows multiple chips to use the same command / address bus (as in a memory module), while only the selected one is active.</div><div style=margin-top:20px><div style=line-height:2em></div></div></a></div></div></div></div></main><footer>Unless otherwise noted, content of this site is licensed under
<a href=https://creativecommons.org/licenses/by-nc-sa/4.0/ style=text-decoration:underline>the CC BY-NC-SA 4.0</a>.<br>cesun.info copyright 2024.</footer></body></html>