#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 24 22:47:15 2021
# Process ID: 14652
# Current directory: C:/Users/86150/Desktop/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19084 C:\Users\86150\Desktop\dig_clock\dig_clock.xpr
# Log file: C:/Users/86150/Desktop/dig_clock/vivado.log
# Journal file: C:/Users/86150/Desktop/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86150/Desktop/dig_clock/dig_clock.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/86150/Desktop/dig_clock/bin2bcd C:/Users/86150/Desktop/dig_clock/bin2bcd/xgui} [current_project]
update_ip_catalog
create_ip -name bin2bcd -vendor xilinx.com -library user -version 1.0 -module_name bin2bcd_0 -dir c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
generate_target all [get_files  c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
catch { config_ip_cache -export [get_ips -all bin2bcd_0] }
export_ip_user_files -of_objects [get_files c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
launch_runs -jobs 4 bin2bcd_0_synth_1
export_simulation -of_objects [get_files c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci] -directory C:/Users/86150/Desktop/dig_clock/dig_clock.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86150/Desktop/dig_clock/dig_clock.ip_user_files -ipstatic_source_dir C:/Users/86150/Desktop/dig_clock/dig_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/modelsim} {questa=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/questa} {riviera=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/riviera} {activehdl=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs bin2bcd_0_synth_1]
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source dig_clock.tcl
close_sim
launch_simulation
source dig_clock.tcl
close_sim
launch_simulation
launch_simulation
source dig_clock.tcl
close_sim
launch_simulation
source dig_clock.tcl
close_sim
launch_simulation
source dig_clock.tcl
close_sim
launch_simulation
source dig_clock.tcl
close_sim
