-- Project:   C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj
-- Generated: 02/02/2013 18:37:55
-- 

ENTITY \IGVC 2013\ IS
    PORT(
        Err_LED_1(0)_PAD : OUT std_ulogic;
        Err_LED_2(0)_PAD : OUT std_ulogic;
        Left_Encoder_Pins(0)_PAD : IN std_ulogic;
        Left_Encoder_Pins(1)_PAD : IN std_ulogic;
        Left_Motor(0)_PAD : OUT std_ulogic;
        Right_Encoder_Pins(0)_PAD : IN std_ulogic;
        Right_Encoder_Pins(1)_PAD : IN std_ulogic;
        Right_Motor(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        Servo_Out(0)_PAD : OUT std_ulogic;
        Soft_Kill(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic);
END \IGVC 2013\;

ARCHITECTURE __DEFAULT__ OF \IGVC 2013\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32kHz : bit;
    SIGNAL Net_112 : bit;
    SIGNAL Net_113 : bit;
    SIGNAL Net_282 : bit;
    SIGNAL Net_284 : bit;
    SIGNAL Net_295 : bit;
    SIGNAL Net_295_SYNCOUT : bit;
    SIGNAL Net_296 : bit;
    SIGNAL Net_296_SYNCOUT : bit;
    SIGNAL Net_306 : bit;
    SIGNAL Net_317 : bit;
    SIGNAL Net_317_SYNCOUT : bit;
    SIGNAL Net_318 : bit;
    SIGNAL Net_318_SYNCOUT : bit;
    SIGNAL Net_325 : bit;
    SIGNAL Net_330 : bit;
    ATTRIBUTE global_signal OF Net_330 : SIGNAL IS true;
    SIGNAL Net_330_local : bit;
    SIGNAL Net_339 : bit;
    ATTRIBUTE global_signal OF Net_339 : SIGNAL IS true;
    SIGNAL Net_339_local : bit;
    SIGNAL Net_386 : bit;
    SIGNAL Net_391 : bit;
    SIGNAL Net_391_SYNCOUT : bit;
    SIGNAL Net_404 : bit;
    SIGNAL Net_414 : bit;
    SIGNAL Net_446 : bit;
    SIGNAL Net_468 : bit;
    SIGNAL Net_67 : bit;
    ATTRIBUTE global_signal OF Net_67 : SIGNAL IS true;
    SIGNAL Net_67_local : bit;
    SIGNAL \ADC_1:Net_207_0\ : bit;
    SIGNAL \ADC_1:Net_207_10\ : bit;
    SIGNAL \ADC_1:Net_207_11\ : bit;
    SIGNAL \ADC_1:Net_207_1\ : bit;
    SIGNAL \ADC_1:Net_207_2\ : bit;
    SIGNAL \ADC_1:Net_207_3\ : bit;
    SIGNAL \ADC_1:Net_207_4\ : bit;
    SIGNAL \ADC_1:Net_207_5\ : bit;
    SIGNAL \ADC_1:Net_207_6\ : bit;
    SIGNAL \ADC_1:Net_207_7\ : bit;
    SIGNAL \ADC_1:Net_207_8\ : bit;
    SIGNAL \ADC_1:Net_207_9\ : bit;
    SIGNAL \ADC_1:Net_221\ : bit;
    ATTRIBUTE global_signal OF \ADC_1:Net_221\ : SIGNAL IS true;
    SIGNAL \ADC_1:Net_221_adig\ : bit;
    SIGNAL \ADC_1:Net_221_adig_local\ : bit;
    SIGNAL \ADC_1:Net_221_local\ : bit;
    SIGNAL \ADC_1:Net_252\ : bit;
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:Net_767\ : bit;
    ATTRIBUTE global_signal OF \I2C:Net_767\ : SIGNAL IS true;
    SIGNAL \I2C:Net_767_local\ : bit;
    SIGNAL \I2C:Net_854\ : bit;
    SIGNAL \I2C:Net_854_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_855\ : bit;
    SIGNAL \I2C:Net_855_SYNCOUT\ : bit;
    SIGNAL \I2C:bI2C_UDB:bus_busy_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:clk_eq_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE soft OF \I2C:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_reg_2\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_reg_4\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_reg_5\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_reg_6\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_reg_7\ : bit;
    SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE soft OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C:bI2C_UDB:lost_arb_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_reset\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_0_split\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_1\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_2\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_2_split\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_3\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_4\ : bit;
    SIGNAL \I2C:bI2C_UDB:m_state_4_split\ : bit;
    SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:scl_in_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:sda_in_reg\ : bit;
    SIGNAL \I2C:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_1\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_2\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_3\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_4\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_5\ : bit;
    SIGNAL \I2C:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C:scl_x_wire\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    SIGNAL \IMU:BUART:counter_load_not\ : bit;
    SIGNAL \IMU:BUART:pollcount_0\ : bit;
    SIGNAL \IMU:BUART:pollcount_1\ : bit;
    SIGNAL \IMU:BUART:rx_address_detected\ : bit;
    SIGNAL \IMU:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \IMU:BUART:rx_count7_tc\ : bit;
    SIGNAL \IMU:BUART:rx_count_0\ : bit;
    SIGNAL \IMU:BUART:rx_count_1\ : bit;
    SIGNAL \IMU:BUART:rx_count_2\ : bit;
    SIGNAL \IMU:BUART:rx_count_3\ : bit;
    SIGNAL \IMU:BUART:rx_count_4\ : bit;
    SIGNAL \IMU:BUART:rx_count_5\ : bit;
    SIGNAL \IMU:BUART:rx_count_6\ : bit;
    SIGNAL \IMU:BUART:rx_counter_load\ : bit;
    SIGNAL \IMU:BUART:rx_fifofull\ : bit;
    SIGNAL \IMU:BUART:rx_fifonotempty\ : bit;
    SIGNAL \IMU:BUART:rx_last\ : bit;
    SIGNAL \IMU:BUART:rx_load_fifo\ : bit;
    SIGNAL \IMU:BUART:rx_state_0\ : bit;
    SIGNAL \IMU:BUART:rx_state_2\ : bit;
    SIGNAL \IMU:BUART:rx_state_3\ : bit;
    SIGNAL \IMU:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \IMU:BUART:rx_status_3\ : bit;
    SIGNAL \IMU:BUART:rx_status_4\ : bit;
    SIGNAL \IMU:BUART:rx_status_5\ : bit;
    SIGNAL \IMU:BUART:tx_bitclk\ : bit;
    SIGNAL \IMU:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \IMU:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \IMU:BUART:tx_counter_dp\ : bit;
    SIGNAL \IMU:BUART:tx_fifo_empty\ : bit;
    SIGNAL \IMU:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \IMU:BUART:tx_shift_out\ : bit;
    SIGNAL \IMU:BUART:tx_state_0\ : bit;
    SIGNAL \IMU:BUART:tx_state_1\ : bit;
    SIGNAL \IMU:BUART:tx_state_2\ : bit;
    SIGNAL \IMU:BUART:tx_status_0\ : bit;
    SIGNAL \IMU:BUART:tx_status_2\ : bit;
    SIGNAL \IMU:BUART:txn\ : bit;
    SIGNAL \IMU:Net_9\ : bit;
    ATTRIBUTE global_signal OF \IMU:Net_9\ : SIGNAL IS true;
    SIGNAL \IMU:Net_9_local\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:underflow\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Left_Encoder:Net_1203\ : bit;
    SIGNAL \Left_Encoder:Net_1203_split\ : bit;
    SIGNAL \Left_Encoder:Net_1210\ : bit;
    SIGNAL \Left_Encoder:Net_1251\ : bit;
    SIGNAL \Left_Encoder:Net_1251_split\ : bit;
    SIGNAL \Left_Encoder:Net_1260\ : bit;
    SIGNAL \Left_Encoder:Net_530\ : bit;
    SIGNAL \Left_Encoder:Net_611\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:error\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:state_0\ : bit;
    SIGNAL \Left_Encoder:bQuadDec:state_1\ : bit;
    SIGNAL \MainTimer:Net_261\ : bit;
    SIGNAL \MainTimer:Net_57\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:underflow\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Right_Encoder:Net_1203\ : bit;
    SIGNAL \Right_Encoder:Net_1203_split\ : bit;
    SIGNAL \Right_Encoder:Net_1210\ : bit;
    SIGNAL \Right_Encoder:Net_1251\ : bit;
    SIGNAL \Right_Encoder:Net_1251_split\ : bit;
    SIGNAL \Right_Encoder:Net_1260\ : bit;
    SIGNAL \Right_Encoder:Net_530\ : bit;
    SIGNAL \Right_Encoder:Net_611\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:error\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:state_0\ : bit;
    SIGNAL \Right_Encoder:bQuadDec:state_1\ : bit;
    SIGNAL \Servo_0:PWMUDB:compare1\ : bit;
    SIGNAL \Servo_0:PWMUDB:compare2\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_0\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_1\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_2\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_3\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_4\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_5\ : bit;
    SIGNAL \Servo_0:PWMUDB:control_6\ : bit;
    SIGNAL \Servo_0:PWMUDB:ctrl_enable\ : bit;
    SIGNAL \Servo_0:PWMUDB:final_kill_reg\ : bit;
    SIGNAL \Servo_0:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Servo_0:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Servo_0:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:status_0\ : bit;
    SIGNAL \Servo_0:PWMUDB:status_1\ : bit;
    SIGNAL \Servo_0:PWMUDB:status_3\ : bit;
    SIGNAL \Servo_0:PWMUDB:status_5\ : bit;
    SIGNAL \Servo_0:PWMUDB:tc_i\ : bit;
    SIGNAL \Servo_1:PWMUDB:compare1\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_0\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_1\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_2\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_3\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_4\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_5\ : bit;
    SIGNAL \Servo_1:PWMUDB:control_6\ : bit;
    SIGNAL \Servo_1:PWMUDB:ctrl_enable\ : bit;
    SIGNAL \Servo_1:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Servo_1:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Servo_1:PWMUDB:status_0\ : bit;
    SIGNAL \Servo_1:PWMUDB:status_3\ : bit;
    SIGNAL \Servo_1:PWMUDB:tc_i\ : bit;
    SIGNAL \USBUART:Net_623\ : bit;
    SIGNAL \USBUART:Net_79\ : bit;
    SIGNAL \USBUART:Net_81\ : bit;
    SIGNAL \USBUART:Net_824\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_req_0\ : bit;
    SIGNAL \USBUART:dma_req_1\ : bit;
    SIGNAL \USBUART:dma_req_2\ : bit;
    SIGNAL \USBUART:dma_req_3\ : bit;
    SIGNAL \USBUART:dma_req_4\ : bit;
    SIGNAL \USBUART:dma_req_5\ : bit;
    SIGNAL \USBUART:dma_req_6\ : bit;
    SIGNAL \USBUART:dma_req_7\ : bit;
    SIGNAL \USBUART:ept_int_0\ : bit;
    SIGNAL \USBUART:ept_int_1\ : bit;
    SIGNAL \USBUART:ept_int_2\ : bit;
    SIGNAL \USBUART:ept_int_3\ : bit;
    SIGNAL \USBUART:ept_int_4\ : bit;
    SIGNAL \USBUART:ept_int_5\ : bit;
    SIGNAL \USBUART:ept_int_6\ : bit;
    SIGNAL \USBUART:ept_int_7\ : bit;
    SIGNAL \USBUART:ept_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__ADC_In_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__ADC_In_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Servo_0:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Servo_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF ADC_In(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF ADC_In(0) : LABEL IS "P5[3]";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Err_LED_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Err_LED_1(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF Err_LED_2(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Err_LED_2(0) : LABEL IS "P6[3]";
    ATTRIBUTE Location OF IMU_Interrupt : LABEL IS "[IntrHod=(0)][IntrId=(20)]";
    ATTRIBUTE Location OF Left_Encoder_Interrupt : LABEL IS "[IntrHod=(0)][IntrId=(29)]";
    ATTRIBUTE lib_model OF Left_Encoder_Pins(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Left_Encoder_Pins(0) : LABEL IS "P5[4]";
    ATTRIBUTE Location OF Left_Encoder_Pins(0)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Left_Encoder_Pins(1) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Left_Encoder_Pins(1) : LABEL IS "P5[5]";
    ATTRIBUTE Location OF Left_Encoder_Pins(1)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Left_Motor(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Left_Motor(0) : LABEL IS "P5[0]";
    ATTRIBUTE Location OF MainTimeISR : LABEL IS "[IntrHod=(0)][IntrId=(16)]";
    ATTRIBUTE lib_model OF Net_112 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_112 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_113 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_113 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_386 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_386 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_446 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_446 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF Right_Encoder_Interrupt : LABEL IS "[IntrHod=(0)][IntrId=(9)]";
    ATTRIBUTE lib_model OF Right_Encoder_Pins(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Right_Encoder_Pins(0) : LABEL IS "P5[6]";
    ATTRIBUTE Location OF Right_Encoder_Pins(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Right_Encoder_Pins(1) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Right_Encoder_Pins(1) : LABEL IS "P5[7]";
    ATTRIBUTE Location OF Right_Encoder_Pins(1)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Right_Motor(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Right_Motor(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P2[5]";
    ATTRIBUTE Location OF Rx_1(0)_SYNC : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P4[1]";
    ATTRIBUTE Location OF SCL_1(0)_SYNC : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P4[0]";
    ATTRIBUTE Location OF SDA_1(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Servo_Out(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Servo_Out(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Soft_Kill(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Soft_Kill(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P2[4]";
    ATTRIBUTE Location OF \ADC_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \ADC_1:IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(14)]";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(15)]";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:AsyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:AsyncCtl:CtrlReg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:Shifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:StsReg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cnt_reset\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:control_reg_2\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:control_reg_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:control_reg_4\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:control_reg_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:control_reg_5\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:control_reg_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:control_reg_6\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:control_reg_6\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:control_reg_7\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:control_reg_7\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_reset\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_reset\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_0\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_1\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_2_split\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_3\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_4\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_4_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_1\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_2\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_4\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_5\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_5\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:scl_x_wire\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \I2C:scl_x_wire\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C:sda_x_wire\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \I2C:sda_x_wire\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \IMU:BUART:counter_load_not\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \IMU:BUART:counter_load_not\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:pollcount_0\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \IMU:BUART:pollcount_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \IMU:BUART:pollcount_1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \IMU:BUART:pollcount_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_address_detected\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \IMU:BUART:rx_address_detected\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_bitclk_enable\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \IMU:BUART:rx_bitclk_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_counter_load\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \IMU:BUART:rx_counter_load\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_last\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \IMU:BUART:rx_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_load_fifo\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \IMU:BUART:rx_load_fifo\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_state_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \IMU:BUART:rx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_state_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \IMU:BUART:rx_state_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_state_3\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \IMU:BUART:rx_state_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \IMU:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_status_3\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \IMU:BUART:rx_status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_status_4\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \IMU:BUART:rx_status_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:rx_status_5\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \IMU:BUART:rx_status_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \IMU:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \IMU:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \IMU:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \IMU:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \IMU:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \IMU:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \IMU:BUART:sTX:TxSts\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \IMU:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_bitclk\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \IMU:BUART:tx_bitclk\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \IMU:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_state_0\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \IMU:BUART:tx_state_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_state_1\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \IMU:BUART:tx_state_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_state_2\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \IMU:BUART:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_status_0\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \IMU:BUART:tx_status_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:tx_status_2\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \IMU:BUART:tx_status_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \IMU:BUART:txn\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \IMU:BUART:txn\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \IMU:RXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(19)]";
    ATTRIBUTE Location OF \IMU:TXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:reload\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:status_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_1203\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \Left_Encoder:Net_1203\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_1203_split\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Left_Encoder:Net_1203_split\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_1210\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Left_Encoder:Net_1210\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_1251\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Left_Encoder:Net_1251\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_1251_split\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Left_Encoder:Net_1251_split\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_1260\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Left_Encoder:Net_1260\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_530\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \Left_Encoder:Net_530\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:Net_611\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \Left_Encoder:Net_611\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:Stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:Stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:error\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:error\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_A_filt\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_A_filt\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:quad_B_filt\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:quad_B_filt\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:state_0\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:state_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Encoder:bQuadDec:state_1\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Left_Encoder:bQuadDec:state_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Left_Encoder:isr\ : LABEL IS "[IntrHod=(0)][IntrId=(27)]";
    ATTRIBUTE Location OF \MainTimer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:reload\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:status_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:status_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_1203\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \Right_Encoder:Net_1203\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_1203_split\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \Right_Encoder:Net_1203_split\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_1210\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \Right_Encoder:Net_1210\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_1251\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \Right_Encoder:Net_1251\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_1251_split\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \Right_Encoder:Net_1251_split\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_1260\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \Right_Encoder:Net_1260\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_530\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \Right_Encoder:Net_530\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:Net_611\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \Right_Encoder:Net_611\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:Stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:Stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:error\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:error\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_A_filt\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_A_filt\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:quad_B_filt\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:quad_B_filt\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:state_0\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:state_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Right_Encoder:bQuadDec:state_1\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \Right_Encoder:bQuadDec:state_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \Right_Encoder:isr\ : LABEL IS "[IntrHod=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:final_kill_reg\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:final_kill_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:prevCompare1\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:prevCompare1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:prevCompare2\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:prevCompare2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:runmode_enable\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:runmode_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:status_0\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:status_1\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:status_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Servo_0:PWMUDB:status_5\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \Servo_0:PWMUDB:status_5\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:prevCompare1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell130";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:runmode_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Servo_1:PWMUDB:status_0\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \Servo_1:PWMUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell17";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrHod=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrHod=(0)][IntrId=(31)]";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrHod=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrHod=(0)][IntrId=(28)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrHod=(0)][IntrId=(26)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrHod=(0)][IntrId=(30)]";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrHod=(0)][IntrId=(23)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,1)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT carrycell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            clock : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8fsscell
        PORT (
            ss_clock : IN std_ulogic;
            ss_0 : IN std_ulogic;
            ss_1 : IN std_ulogic;
            ss_2 : IN std_ulogic;
            ss_3 : IN std_ulogic;
            ss_4 : IN std_ulogic;
            ss_updn : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT stayawakecell
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT terminalreservecell
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ADC_In:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    ADC_In(0):iocell
        PORT MAP(
            oe => open);

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32kHz,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_67,
            dclk_0 => Net_67_local,
            dclk_glb_1 => Net_339,
            dclk_1 => Net_339_local,
            dclk_glb_2 => Net_330,
            dclk_2 => Net_330_local,
            dclk_glb_3 => \I2C:Net_767\,
            dclk_3 => \I2C:Net_767_local\,
            aclk_glb_0 => \ADC_1:Net_221\,
            aclk_0 => \ADC_1:Net_221_local\,
            clk_a_dig_glb_0 => \ADC_1:Net_221_adig\,
            clk_a_dig_0 => \ADC_1:Net_221_adig_local\,
            dclk_glb_4 => \IMU:Net_9\,
            dclk_4 => \IMU:Net_9_local\);

    Err_LED_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Err_LED_1(0):iocell
        PORT MAP(
            oe => open,
            pad_in => Err_LED_1(0)_PAD);

    Err_LED_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fcc0cf96-15dd-4ea0-9e3d-afa5895e2817",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Err_LED_2(0):iocell
        PORT MAP(
            oe => open,
            pad_in => Err_LED_2(0)_PAD);

    IMU_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_404,
            clock => ClockBlock_BUS_CLK);

    Left_Encoder_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_306,
            clock => ClockBlock_BUS_CLK);

    Left_Encoder_Pins:logicalport
        GENERIC MAP(
            drive_mode => "001001",
            ibuf_enabled => "11",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "00",
            input_sync => "11",
            intr_mode => "0000",
            io_voltage => ", ",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            output_conn => "00",
            output_sync => "00",
            pin_aliases => ",",
            pin_mode => "II",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "00",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "0000",
            width => 2);

    Left_Encoder_Pins(0):iocell
        PORT MAP(
            oe => open,
            fb => Net_295,
            pad_in => Left_Encoder_Pins(0)_PAD);

    Left_Encoder_Pins(0)_SYNC:synccell
        PORT MAP(
            in => Net_295,
            out => Net_295_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Left_Encoder_Pins(1):iocell
        PORT MAP(
            oe => open,
            fb => Net_296,
            pad_in => Left_Encoder_Pins(1)_PAD);

    Left_Encoder_Pins(1)_SYNC:synccell
        PORT MAP(
            in => Net_296,
            out => Net_296_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Left_Motor:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4397d3c3-b601-4d66-810c-13d78c0fdb23",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Left_Motor(0):iocell
        PORT MAP(
            oe => open,
            pin_input => Net_112,
            pad_out => Left_Motor(0)_PAD,
            pad_in => Left_Motor(0)_PAD);

    MainTimeISR:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_282,
            clock => ClockBlock_BUS_CLK);

    Net_112:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_112,
            clock_0 => Net_67,
            main_0 => \Servo_0:PWMUDB:ctrl_enable\,
            main_1 => \Servo_0:PWMUDB:compare1\);

    Net_113:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_113,
            clock_0 => Net_67,
            main_0 => \Servo_0:PWMUDB:ctrl_enable\,
            main_1 => \Servo_0:PWMUDB:compare2\);

    Net_386:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_386,
            main_0 => \IMU:BUART:txn\);

    Net_446:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_446,
            clock_0 => Net_67,
            main_0 => \Servo_1:PWMUDB:ctrl_enable\,
            main_1 => \Servo_1:PWMUDB:compare1\);

    Right_Encoder_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_325,
            clock => ClockBlock_BUS_CLK);

    Right_Encoder_Pins:logicalport
        GENERIC MAP(
            drive_mode => "001001",
            ibuf_enabled => "11",
            id => "8a2e489a-a6a3-4e0d-866e-fb83e6ec4dda",
            init_dr_st => "00",
            input_sync => "11",
            intr_mode => "0000",
            io_voltage => ", ",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            output_conn => "00",
            output_sync => "00",
            pin_aliases => ",",
            pin_mode => "II",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "00",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "0000",
            width => 2);

    Right_Encoder_Pins(0):iocell
        PORT MAP(
            oe => open,
            fb => Net_317,
            pad_in => Right_Encoder_Pins(0)_PAD);

    Right_Encoder_Pins(0)_SYNC:synccell
        PORT MAP(
            in => Net_317,
            out => Net_317_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Right_Encoder_Pins(1):iocell
        PORT MAP(
            oe => open,
            fb => Net_318,
            pad_in => Right_Encoder_Pins(1)_PAD);

    Right_Encoder_Pins(1)_SYNC:synccell
        PORT MAP(
            in => Net_318,
            out => Net_318_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Right_Motor:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cb11663f-2366-48d2-b10c-a64d5480badc",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Right_Motor(0):iocell
        PORT MAP(
            oe => open,
            pin_input => Net_113,
            pad_out => Right_Motor(0)_PAD,
            pad_in => Right_Motor(0)_PAD);

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "87978b5a-18a4-4ef5-a0c5-df96e371aa6f",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Rx_1(0):iocell
        PORT MAP(
            oe => open,
            fb => Net_391,
            pad_in => Rx_1(0)_PAD);

    Rx_1(0)_SYNC:synccell
        PORT MAP(
            in => Net_391,
            out => Net_391_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    SCL_1(0):iocell
        PORT MAP(
            oe => open,
            fb => \I2C:Net_854\,
            pin_input => \I2C:scl_x_wire\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD);

    SCL_1(0)_SYNC:synccell
        PORT MAP(
            in => \I2C:Net_854\,
            out => \I2C:Net_854_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    SDA_1(0):iocell
        PORT MAP(
            oe => open,
            fb => \I2C:Net_855\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD);

    SDA_1(0)_SYNC:synccell
        PORT MAP(
            in => \I2C:Net_855\,
            out => \I2C:Net_855_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    Servo_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d849f74a-ef05-44a9-8f77-507333532843",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Servo_Out(0):iocell
        PORT MAP(
            oe => open,
            pin_input => Net_446,
            pad_out => Servo_Out(0)_PAD,
            pad_in => Servo_Out(0)_PAD);

    Soft_Kill:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "b79a4fb8-c26b-40ea-8097-7f7da99e8d12",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Soft_Kill(0):iocell
        PORT MAP(
            oe => open,
            pad_in => Soft_Kill(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6701c87a-b093-4894-a9b5-58763ed14ae9",
            init_dr_st => "1",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Tx_1(0):iocell
        PORT MAP(
            oe => open,
            pin_input => Net_386,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD);

    \ADC_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ADC_1:Net_221\,
            pump_clock => \ADC_1:Net_221\,
            sof_udb => __ONE__,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_1:Net_252\,
            data_out_udb_11 => \ADC_1:Net_207_11\,
            data_out_udb_10 => \ADC_1:Net_207_10\,
            data_out_udb_9 => \ADC_1:Net_207_9\,
            data_out_udb_8 => \ADC_1:Net_207_8\,
            data_out_udb_7 => \ADC_1:Net_207_7\,
            data_out_udb_6 => \ADC_1:Net_207_6\,
            data_out_udb_5 => \ADC_1:Net_207_5\,
            data_out_udb_4 => \ADC_1:Net_207_4\,
            data_out_udb_3 => \ADC_1:Net_207_3\,
            data_out_udb_2 => \ADC_1:Net_207_2\,
            data_out_udb_1 => \ADC_1:Net_207_1\,
            data_out_udb_0 => \ADC_1:Net_207_0\,
            eof_udb => Net_468);

    \ADC_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_468,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:AsyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \I2C:bI2C_UDB:control_7\,
            control_6 => \I2C:bI2C_UDB:control_6\,
            control_5 => \I2C:bI2C_UDB:control_5\,
            control_4 => \I2C:bI2C_UDB:control_4\,
            control_3 => \I2C:bI2C_UDB:control_3\,
            control_2 => \I2C:bI2C_UDB:control_2\,
            control_1 => \I2C:bI2C_UDB:control_1\,
            control_0 => \I2C:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \I2C:Net_767\,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \I2C:Net_767\,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000")
        PORT MAP(
            clock => \I2C:Net_767\,
            status_6 => open,
            status_5 => \I2C:bI2C_UDB:status_5\,
            status_4 => \I2C:bI2C_UDB:status_4\,
            status_3 => \I2C:bI2C_UDB:status_3\,
            status_2 => \I2C:bI2C_UDB:status_2\,
            status_1 => \I2C:bI2C_UDB:status_1\,
            status_0 => \I2C:bI2C_UDB:status_0\,
            interrupt => \I2C:Net_697\);

    \I2C:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C:bI2C_UDB:m_reset\,
            main_6 => \I2C:bI2C_UDB:bus_busy_reg\);

    \I2C:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)")
        PORT MAP(
            q => \I2C:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:scl_x_wire\,
            main_1 => \I2C:Net_854_SYNCOUT\);

    \I2C:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:m_reset\,
            main_2 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \I2C:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:m_reset\,
            main_1 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_6 * main_7 * !main_8) + (main_0 * main_2 * !main_6 * main_7 * !main_8) + (main_0 * main_3 * !main_6 * main_7 * !main_8) + (main_0 * main_4 * main_5 * !main_6 * main_7 * !main_8)")
        PORT MAP(
            q => \I2C:bI2C_UDB:cnt_reset\,
            main_0 => \I2C:scl_x_wire\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:scl_in_reg\,
            main_7 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_8 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:control_reg_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:control_reg_2\,
            main_0 => \I2C:bI2C_UDB:control_2\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:control_reg_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:control_reg_4\,
            main_0 => \I2C:bI2C_UDB:control_4\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:control_reg_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:control_reg_5\,
            main_0 => \I2C:bI2C_UDB:control_5\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:control_reg_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:control_reg_6\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:control_reg_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:control_reg_7\,
            main_0 => \I2C:bI2C_UDB:control_7\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:clk_eq_reg\);

    \I2C:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)")
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \I2C:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C:bI2C_UDB:m_reset\,
            main_2 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_reset\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:control_1\);

    \I2C:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_0\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:bI2C_UDB:m_state_0_split\);

    \I2C:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C:bI2C_UDB:control_reg_7\,
            main_1 => \I2C:bI2C_UDB:control_reg_6\,
            main_2 => \I2C:bI2C_UDB:control_reg_5\,
            main_3 => \I2C:bI2C_UDB:control_reg_4\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_1\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_2\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_reset\,
            main_4 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C:bI2C_UDB:m_state_2_split\);

    \I2C:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_6 * main_10) + (!main_0 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_0 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (main_3 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:control_reg_6\,
            main_2 => \I2C:bI2C_UDB:control_reg_5\,
            main_3 => \I2C:bI2C_UDB:control_reg_4\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_0 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_3\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:control_reg_6\,
            main_2 => \I2C:bI2C_UDB:control_reg_5\,
            main_3 => \I2C:bI2C_UDB:control_reg_2\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_4\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:control_reg_4\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\,
            main_5 => \I2C:bI2C_UDB:m_reset\,
            main_6 => \I2C:bI2C_UDB:m_state_4_split\);

    \I2C:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_0 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)")
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:control_reg_6\,
            main_2 => \I2C:bI2C_UDB:control_reg_5\,
            main_3 => \I2C:bI2C_UDB:control_reg_2\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_0 => \I2C:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_reg\,
            main_0 => \I2C:Net_854_SYNCOUT\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_last2_reg\,
            main_0 => \I2C:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_0 => \I2C:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_reg\,
            main_0 => \I2C:Net_855_SYNCOUT\,
            clock_0 => \I2C:Net_767\);

    \I2C:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:status_0\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:status_0\,
            main_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C:bI2C_UDB:m_state_4\,
            main_3 => \I2C:bI2C_UDB:m_state_3\,
            main_4 => \I2C:bI2C_UDB:m_state_2\,
            main_5 => \I2C:bI2C_UDB:m_state_1\,
            main_6 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_7 * !main_8) + (main_0 * main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:status_1\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:status_1\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:Net_855_SYNCOUT\);

    \I2C:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)")
        PORT MAP(
            q => \I2C:bI2C_UDB:status_2\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:status_2\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)")
        PORT MAP(
            q => \I2C:bI2C_UDB:status_3\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:status_3\,
            main_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C:bI2C_UDB:m_state_4\,
            main_3 => \I2C:bI2C_UDB:m_state_3\,
            main_4 => \I2C:bI2C_UDB:m_state_2\,
            main_5 => \I2C:bI2C_UDB:m_state_1\,
            main_6 => \I2C:bI2C_UDB:m_state_0\,
            main_7 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)")
        PORT MAP(
            q => \I2C:bI2C_UDB:status_4\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\);

    \I2C:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \I2C:bI2C_UDB:status_5\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C:bI2C_UDB:sda_in_last2_reg\);

    \I2C:scl_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)")
        PORT MAP(
            q => \I2C:scl_x_wire\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)")
        PORT MAP(
            q => \I2C:sda_x_wire\,
            clock_0 => \I2C:Net_767\,
            main_0 => \I2C:sda_x_wire\,
            main_1 => \I2C:bI2C_UDB:shift_data_out\,
            main_2 => \I2C:bI2C_UDB:control_reg_4\,
            main_3 => \I2C:bI2C_UDB:m_state_4\,
            main_4 => \I2C:bI2C_UDB:m_state_3\,
            main_5 => \I2C:bI2C_UDB:m_state_2\,
            main_6 => \I2C:bI2C_UDB:m_state_1\,
            main_7 => \I2C:bI2C_UDB:m_state_0\,
            main_8 => \I2C:bI2C_UDB:m_reset\,
            main_9 => \I2C:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc2_reg\);

    \IMU:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \IMU:BUART:counter_load_not\,
            main_0 => \IMU:BUART:tx_state_1\,
            main_1 => \IMU:BUART:tx_state_0\,
            main_2 => \IMU:BUART:tx_state_2\,
            main_3 => \IMU:BUART:tx_bitclk\);

    \IMU:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4) + (!main_0 * !main_2 * !main_3 * main_4) + (!main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \IMU:BUART:pollcount_0\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_count_2\,
            main_1 => \IMU:BUART:rx_count_1\,
            main_2 => \IMU:BUART:rx_count_0\,
            main_3 => \IMU:BUART:pollcount_0\,
            main_4 => Net_391_SYNCOUT);

    \IMU:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_4 * main_5) + (!main_0 * !main_2 * main_4 * main_5) + (main_0 * main_3) + (main_1 * main_2 * main_3)")
        PORT MAP(
            q => \IMU:BUART:pollcount_1\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_count_2\,
            main_1 => \IMU:BUART:rx_count_1\,
            main_2 => \IMU:BUART:rx_count_0\,
            main_3 => \IMU:BUART:pollcount_1\,
            main_4 => \IMU:BUART:pollcount_0\,
            main_5 => Net_391_SYNCOUT);

    \IMU:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \IMU:BUART:rx_address_detected\,
            clock_0 => \IMU:Net_9\);

    \IMU:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \IMU:BUART:rx_bitclk_enable\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_count_2\,
            main_1 => \IMU:BUART:rx_count_1\,
            main_2 => \IMU:BUART:rx_count_0\);

    \IMU:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_counter_load\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_state_3\,
            main_3 => \IMU:BUART:rx_state_2\);

    \IMU:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_last\,
            clock_0 => \IMU:Net_9\,
            main_0 => Net_391_SYNCOUT);

    \IMU:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_load_fifo\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_bitclk_enable\,
            main_3 => \IMU:BUART:rx_state_3\,
            main_4 => \IMU:BUART:rx_state_2\,
            main_5 => \IMU:BUART:rx_count_6\,
            main_6 => \IMU:BUART:rx_count_5\,
            main_7 => \IMU:BUART:rx_count_4\);

    \IMU:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_state_0\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_bitclk_enable\,
            main_3 => \IMU:BUART:rx_state_3\,
            main_4 => \IMU:BUART:rx_state_2\,
            main_5 => \IMU:BUART:rx_count_6\,
            main_6 => \IMU:BUART:rx_count_5\,
            main_7 => \IMU:BUART:rx_count_4\,
            main_8 => \IMU:BUART:pollcount_1\);

    \IMU:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_0 * main_8 * !main_9) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_state_2\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_bitclk_enable\,
            main_3 => \IMU:BUART:rx_state_3\,
            main_4 => \IMU:BUART:rx_state_2\,
            main_5 => \IMU:BUART:rx_count_6\,
            main_6 => \IMU:BUART:rx_count_5\,
            main_7 => \IMU:BUART:rx_count_4\,
            main_8 => \IMU:BUART:rx_last\,
            main_9 => Net_391_SYNCOUT);

    \IMU:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_state_3\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_bitclk_enable\,
            main_3 => \IMU:BUART:rx_state_3\,
            main_4 => \IMU:BUART:rx_state_2\,
            main_5 => \IMU:BUART:rx_count_6\,
            main_6 => \IMU:BUART:rx_count_5\,
            main_7 => \IMU:BUART:rx_count_4\);

    \IMU:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_state_stop1_reg\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_state_3\,
            main_3 => \IMU:BUART:rx_state_2\);

    \IMU:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_0)")
        PORT MAP(
            q => \IMU:BUART:rx_status_3\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:rx_address_detected\,
            main_1 => \IMU:BUART:rx_state_0\,
            main_2 => \IMU:BUART:rx_bitclk_enable\,
            main_3 => \IMU:BUART:rx_state_3\,
            main_4 => \IMU:BUART:rx_state_2\,
            main_5 => \IMU:BUART:pollcount_1\);

    \IMU:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \IMU:BUART:rx_status_4\,
            main_0 => \IMU:BUART:rx_load_fifo\,
            main_1 => \IMU:BUART:rx_fifofull\);

    \IMU:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \IMU:BUART:rx_status_5\,
            main_0 => \IMU:BUART:rx_fifonotempty\,
            main_1 => \IMU:BUART:rx_state_stop1_reg\);

    \IMU:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110100",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \IMU:Net_9\,
            reset => open,
            load => \IMU:BUART:rx_counter_load\,
            enable => open,
            count_6 => \IMU:BUART:rx_count_6\,
            count_5 => \IMU:BUART:rx_count_5\,
            count_4 => \IMU:BUART:rx_count_4\,
            count_3 => \IMU:BUART:rx_count_3\,
            count_2 => \IMU:BUART:rx_count_2\,
            count_1 => \IMU:BUART:rx_count_1\,
            count_0 => \IMU:BUART:rx_count_0\,
            tc => \IMU:BUART:rx_count7_tc\);

    \IMU:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \IMU:Net_9\,
            cs_addr_2 => \IMU:BUART:rx_address_detected\,
            cs_addr_1 => \IMU:BUART:rx_state_0\,
            cs_addr_0 => \IMU:BUART:rx_bitclk_enable\,
            route_si => \IMU:BUART:pollcount_1\,
            f0_load => \IMU:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \IMU:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \IMU:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \IMU:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            clock => \IMU:Net_9\,
            status_6 => open,
            status_5 => \IMU:BUART:rx_status_5\,
            status_4 => \IMU:BUART:rx_status_4\,
            status_3 => \IMU:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_404);

    \IMU:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \IMU:Net_9\,
            cs_addr_2 => \IMU:BUART:tx_state_1\,
            cs_addr_1 => \IMU:BUART:tx_state_0\,
            cs_addr_0 => \IMU:BUART:tx_bitclk_enable_pre\,
            so_comb => \IMU:BUART:tx_shift_out\,
            f0_bus_stat_comb => \IMU:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \IMU:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \IMU:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            clock => \IMU:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \IMU:BUART:tx_fifo_notfull\,
            status_2 => \IMU:BUART:tx_status_2\,
            status_1 => \IMU:BUART:tx_fifo_empty\,
            status_0 => \IMU:BUART:tx_status_0\,
            interrupt => Net_414);

    \IMU:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \IMU:Net_9\,
            cs_addr_0 => \IMU:BUART:counter_load_not\,
            cl0_comb => \IMU:BUART:tx_bitclk_dp\,
            cl1_comb => \IMU:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \IMU:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \IMU:BUART:tx_bitclk\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:tx_bitclk_dp\);

    \IMU:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \IMU:BUART:tx_bitclk_enable_pre\,
            main_0 => \IMU:BUART:tx_bitclk_dp\);

    \IMU:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)")
        PORT MAP(
            q => \IMU:BUART:tx_state_0\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:tx_state_1\,
            main_1 => \IMU:BUART:tx_state_0\,
            main_2 => \IMU:BUART:tx_fifo_empty\,
            main_3 => \IMU:BUART:tx_state_2\,
            main_4 => \IMU:BUART:tx_bitclk\);

    \IMU:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \IMU:BUART:tx_state_1\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:tx_state_1\,
            main_1 => \IMU:BUART:tx_state_0\,
            main_2 => \IMU:BUART:tx_state_2\,
            main_3 => \IMU:BUART:tx_bitclk\,
            main_4 => \IMU:BUART:tx_counter_dp\);

    \IMU:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \IMU:BUART:tx_state_2\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:tx_state_1\,
            main_1 => \IMU:BUART:tx_state_0\,
            main_2 => \IMU:BUART:tx_state_2\,
            main_3 => \IMU:BUART:tx_bitclk\,
            main_4 => \IMU:BUART:tx_counter_dp\);

    \IMU:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \IMU:BUART:tx_status_0\,
            main_0 => \IMU:BUART:tx_state_1\,
            main_1 => \IMU:BUART:tx_state_0\,
            main_2 => \IMU:BUART:tx_fifo_empty\,
            main_3 => \IMU:BUART:tx_state_2\,
            main_4 => \IMU:BUART:tx_bitclk\);

    \IMU:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \IMU:BUART:tx_status_2\,
            main_0 => \IMU:BUART:tx_fifo_notfull\);

    \IMU:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \IMU:BUART:txn\,
            clock_0 => \IMU:Net_9\,
            main_0 => \IMU:BUART:txn\,
            main_1 => \IMU:BUART:tx_state_1\,
            main_2 => \IMU:BUART:tx_state_0\,
            main_3 => \IMU:BUART:tx_shift_out\,
            main_4 => \IMU:BUART:tx_state_2\,
            main_5 => \IMU:BUART:tx_bitclk\,
            main_6 => \IMU:BUART:tx_counter_dp\);

    \IMU:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_404,
            clock => ClockBlock_BUS_CLK);

    \IMU:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_414,
            clock => ClockBlock_BUS_CLK);

    \Left_Encoder:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:count_enable\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:control_7\,
            main_1 => \Left_Encoder:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Left_Encoder:Net_1203\);

    \Left_Encoder:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:count_stored_i\,
            main_0 => \Left_Encoder:Net_1203\,
            clock_0 => Net_339);

    \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:overflow\,
            clock_0 => Net_339);

    \Left_Encoder:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:prevCompare\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            clock_0 => Net_339);

    \Left_Encoder:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:reload\,
            main_0 => \Left_Encoder:Net_1260\,
            main_1 => \Left_Encoder:Cnt16:CounterUDB:overflow\,
            main_2 => \Left_Encoder:Cnt16:CounterUDB:underflow\);

    \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_339,
            cs_addr_2 => \Left_Encoder:Net_1251\,
            cs_addr_1 => \Left_Encoder:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Left_Encoder:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_339,
            cs_addr_2 => \Left_Encoder:Net_1251\,
            cs_addr_1 => \Left_Encoder:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Left_Encoder:Cnt16:CounterUDB:reload\,
            z0_comb => \Left_Encoder:Cnt16:CounterUDB:underflow\,
            f0_comb => \Left_Encoder:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Left_Encoder:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Left_Encoder:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Left_Encoder:Cnt16:CounterUDB:control_7\,
            control_6 => \Left_Encoder:Cnt16:CounterUDB:control_6\,
            control_5 => \Left_Encoder:Cnt16:CounterUDB:control_5\,
            control_4 => \Left_Encoder:Cnt16:CounterUDB:control_4\,
            control_3 => \Left_Encoder:Cnt16:CounterUDB:control_3\,
            control_2 => \Left_Encoder:Cnt16:CounterUDB:control_2\,
            control_1 => \Left_Encoder:Cnt16:CounterUDB:control_1\,
            control_0 => \Left_Encoder:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_339,
            status_6 => \Left_Encoder:Cnt16:CounterUDB:status_6\,
            status_5 => \Left_Encoder:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Left_Encoder:Cnt16:CounterUDB:status_3\,
            status_2 => \Left_Encoder:Cnt16:CounterUDB:status_2\,
            status_1 => \Left_Encoder:Cnt16:CounterUDB:underflow\,
            status_0 => \Left_Encoder:Cnt16:CounterUDB:status_0\);

    \Left_Encoder:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:status_0\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Left_Encoder:Cnt16:CounterUDB:prevCompare\);

    \Left_Encoder:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:status_2\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:overflow\,
            main_1 => \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\);

    \Left_Encoder:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:status_3\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:underflow\,
            main_1 => \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\);

    \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:underflow\,
            clock_0 => Net_339);

    \Left_Encoder:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)")
        PORT MAP(
            q => \Left_Encoder:Net_1203\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_1 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_2 => \Left_Encoder:bQuadDec:error\,
            main_3 => \Left_Encoder:bQuadDec:state_1\,
            main_4 => \Left_Encoder:bQuadDec:state_0\,
            main_5 => \Left_Encoder:Net_1203_split\);

    \Left_Encoder:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \Left_Encoder:Net_1203_split\,
            main_0 => \Left_Encoder:Net_1260\,
            main_1 => \Left_Encoder:Net_1203\,
            main_2 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Left_Encoder:bQuadDec:error\,
            main_5 => \Left_Encoder:bQuadDec:state_1\,
            main_6 => \Left_Encoder:bQuadDec:state_0\);

    \Left_Encoder:Net_1210\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Left_Encoder:Net_1210\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:Cnt16:CounterUDB:overflow\,
            main_1 => \Left_Encoder:Cnt16:CounterUDB:underflow\);

    \Left_Encoder:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)")
        PORT MAP(
            q => \Left_Encoder:Net_1251\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:Net_1251\,
            main_1 => \Left_Encoder:Net_1260\,
            main_2 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Left_Encoder:bQuadDec:error\,
            main_5 => \Left_Encoder:bQuadDec:state_1\,
            main_6 => \Left_Encoder:bQuadDec:state_0\,
            main_7 => \Left_Encoder:Net_1251_split\);

    \Left_Encoder:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \Left_Encoder:Net_1251_split\,
            main_0 => \Left_Encoder:Net_1251\,
            main_1 => \Left_Encoder:Net_1260\,
            main_2 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Left_Encoder:bQuadDec:error\,
            main_5 => \Left_Encoder:bQuadDec:state_1\,
            main_6 => \Left_Encoder:bQuadDec:state_0\);

    \Left_Encoder:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \Left_Encoder:Net_1260\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:Net_1260\,
            main_1 => \Left_Encoder:bQuadDec:error\,
            main_2 => \Left_Encoder:bQuadDec:state_1\,
            main_3 => \Left_Encoder:bQuadDec:state_0\);

    \Left_Encoder:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Left_Encoder:Net_530\,
            main_0 => \Left_Encoder:Net_1210\,
            main_1 => \Left_Encoder:Net_1251\);

    \Left_Encoder:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Left_Encoder:Net_611\,
            main_0 => \Left_Encoder:Net_1210\,
            main_1 => \Left_Encoder:Net_1251\);

    \Left_Encoder:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111")
        PORT MAP(
            clock => Net_339,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_Encoder:bQuadDec:error\,
            status_2 => \Left_Encoder:Net_1260\,
            status_1 => \Left_Encoder:Net_611\,
            status_0 => \Left_Encoder:Net_530\,
            interrupt => Net_306);

    \Left_Encoder:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:error\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:Net_1260\,
            main_1 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Left_Encoder:bQuadDec:error\,
            main_4 => \Left_Encoder:bQuadDec:state_1\,
            main_5 => \Left_Encoder:bQuadDec:state_0\);

    \Left_Encoder:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_A_delayed_0\,
            main_0 => Net_295_SYNCOUT,
            clock_0 => Net_339);

    \Left_Encoder:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_A_delayed_1\,
            main_0 => \Left_Encoder:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_339);

    \Left_Encoder:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_A_delayed_2\,
            main_0 => \Left_Encoder:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_339);

    \Left_Encoder:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_A_filt\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:bQuadDec:quad_A_delayed_0\,
            main_1 => \Left_Encoder:bQuadDec:quad_A_delayed_1\,
            main_2 => \Left_Encoder:bQuadDec:quad_A_delayed_2\,
            main_3 => \Left_Encoder:bQuadDec:quad_A_filt\);

    \Left_Encoder:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_B_delayed_0\,
            main_0 => Net_296_SYNCOUT,
            clock_0 => Net_339);

    \Left_Encoder:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_B_delayed_1\,
            main_0 => \Left_Encoder:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_339);

    \Left_Encoder:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_B_delayed_2\,
            main_0 => \Left_Encoder:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_339);

    \Left_Encoder:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:quad_B_filt\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:bQuadDec:quad_B_delayed_0\,
            main_1 => \Left_Encoder:bQuadDec:quad_B_delayed_1\,
            main_2 => \Left_Encoder:bQuadDec:quad_B_delayed_2\,
            main_3 => \Left_Encoder:bQuadDec:quad_B_filt\);

    \Left_Encoder:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:state_0\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:Net_1260\,
            main_1 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Left_Encoder:bQuadDec:error\,
            main_4 => \Left_Encoder:bQuadDec:state_1\,
            main_5 => \Left_Encoder:bQuadDec:state_0\);

    \Left_Encoder:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \Left_Encoder:bQuadDec:state_1\,
            clock_0 => Net_339,
            main_0 => \Left_Encoder:Net_1260\,
            main_1 => \Left_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Left_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Left_Encoder:bQuadDec:error\,
            main_4 => \Left_Encoder:bQuadDec:state_1\,
            main_5 => \Left_Encoder:bQuadDec:state_0\);

    \Left_Encoder:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_306,
            clock => ClockBlock_BUS_CLK);

    \MainTimer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_282,
            cmp => \MainTimer:Net_261\,
            irq => \MainTimer:Net_57\);

    \Right_Encoder:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:count_enable\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:control_7\,
            main_1 => \Right_Encoder:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Right_Encoder:Net_1203\);

    \Right_Encoder:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:count_stored_i\,
            main_0 => \Right_Encoder:Net_1203\,
            clock_0 => Net_330);

    \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:overflow\,
            clock_0 => Net_330);

    \Right_Encoder:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:prevCompare\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            clock_0 => Net_330);

    \Right_Encoder:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:reload\,
            main_0 => \Right_Encoder:Net_1260\,
            main_1 => \Right_Encoder:Cnt16:CounterUDB:overflow\,
            main_2 => \Right_Encoder:Cnt16:CounterUDB:underflow\);

    \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_330,
            cs_addr_2 => \Right_Encoder:Net_1251\,
            cs_addr_1 => \Right_Encoder:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Right_Encoder:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_330,
            cs_addr_2 => \Right_Encoder:Net_1251\,
            cs_addr_1 => \Right_Encoder:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Right_Encoder:Cnt16:CounterUDB:reload\,
            z0_comb => \Right_Encoder:Cnt16:CounterUDB:underflow\,
            f0_comb => \Right_Encoder:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Right_Encoder:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Right_Encoder:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Right_Encoder:Cnt16:CounterUDB:control_7\,
            control_6 => \Right_Encoder:Cnt16:CounterUDB:control_6\,
            control_5 => \Right_Encoder:Cnt16:CounterUDB:control_5\,
            control_4 => \Right_Encoder:Cnt16:CounterUDB:control_4\,
            control_3 => \Right_Encoder:Cnt16:CounterUDB:control_3\,
            control_2 => \Right_Encoder:Cnt16:CounterUDB:control_2\,
            control_1 => \Right_Encoder:Cnt16:CounterUDB:control_1\,
            control_0 => \Right_Encoder:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_330,
            status_6 => \Right_Encoder:Cnt16:CounterUDB:status_6\,
            status_5 => \Right_Encoder:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Right_Encoder:Cnt16:CounterUDB:status_3\,
            status_2 => \Right_Encoder:Cnt16:CounterUDB:status_2\,
            status_1 => \Right_Encoder:Cnt16:CounterUDB:underflow\,
            status_0 => \Right_Encoder:Cnt16:CounterUDB:status_0\);

    \Right_Encoder:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:status_0\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Right_Encoder:Cnt16:CounterUDB:prevCompare\);

    \Right_Encoder:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:status_2\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:overflow\,
            main_1 => \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\);

    \Right_Encoder:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:status_3\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:underflow\,
            main_1 => \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\);

    \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:underflow\,
            clock_0 => Net_330);

    \Right_Encoder:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)")
        PORT MAP(
            q => \Right_Encoder:Net_1203\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_1 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_2 => \Right_Encoder:bQuadDec:error\,
            main_3 => \Right_Encoder:bQuadDec:state_1\,
            main_4 => \Right_Encoder:bQuadDec:state_0\,
            main_5 => \Right_Encoder:Net_1203_split\);

    \Right_Encoder:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \Right_Encoder:Net_1203_split\,
            main_0 => \Right_Encoder:Net_1260\,
            main_1 => \Right_Encoder:Net_1203\,
            main_2 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Right_Encoder:bQuadDec:error\,
            main_5 => \Right_Encoder:bQuadDec:state_1\,
            main_6 => \Right_Encoder:bQuadDec:state_0\);

    \Right_Encoder:Net_1210\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Right_Encoder:Net_1210\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:Cnt16:CounterUDB:overflow\,
            main_1 => \Right_Encoder:Cnt16:CounterUDB:underflow\);

    \Right_Encoder:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)")
        PORT MAP(
            q => \Right_Encoder:Net_1251\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:Net_1251\,
            main_1 => \Right_Encoder:Net_1260\,
            main_2 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Right_Encoder:bQuadDec:error\,
            main_5 => \Right_Encoder:bQuadDec:state_1\,
            main_6 => \Right_Encoder:bQuadDec:state_0\,
            main_7 => \Right_Encoder:Net_1251_split\);

    \Right_Encoder:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)")
        PORT MAP(
            q => \Right_Encoder:Net_1251_split\,
            main_0 => \Right_Encoder:Net_1251\,
            main_1 => \Right_Encoder:Net_1260\,
            main_2 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_3 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_4 => \Right_Encoder:bQuadDec:error\,
            main_5 => \Right_Encoder:bQuadDec:state_1\,
            main_6 => \Right_Encoder:bQuadDec:state_0\);

    \Right_Encoder:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \Right_Encoder:Net_1260\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:Net_1260\,
            main_1 => \Right_Encoder:bQuadDec:error\,
            main_2 => \Right_Encoder:bQuadDec:state_1\,
            main_3 => \Right_Encoder:bQuadDec:state_0\);

    \Right_Encoder:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Right_Encoder:Net_530\,
            main_0 => \Right_Encoder:Net_1210\,
            main_1 => \Right_Encoder:Net_1251\);

    \Right_Encoder:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Right_Encoder:Net_611\,
            main_0 => \Right_Encoder:Net_1210\,
            main_1 => \Right_Encoder:Net_1251\);

    \Right_Encoder:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111")
        PORT MAP(
            clock => Net_330,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_Encoder:bQuadDec:error\,
            status_2 => \Right_Encoder:Net_1260\,
            status_1 => \Right_Encoder:Net_611\,
            status_0 => \Right_Encoder:Net_530\,
            interrupt => Net_325);

    \Right_Encoder:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:error\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:Net_1260\,
            main_1 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Right_Encoder:bQuadDec:error\,
            main_4 => \Right_Encoder:bQuadDec:state_1\,
            main_5 => \Right_Encoder:bQuadDec:state_0\);

    \Right_Encoder:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_A_delayed_0\,
            main_0 => Net_317_SYNCOUT,
            clock_0 => Net_330);

    \Right_Encoder:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_A_delayed_1\,
            main_0 => \Right_Encoder:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_330);

    \Right_Encoder:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_A_delayed_2\,
            main_0 => \Right_Encoder:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_330);

    \Right_Encoder:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_A_filt\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:bQuadDec:quad_A_delayed_0\,
            main_1 => \Right_Encoder:bQuadDec:quad_A_delayed_1\,
            main_2 => \Right_Encoder:bQuadDec:quad_A_delayed_2\,
            main_3 => \Right_Encoder:bQuadDec:quad_A_filt\);

    \Right_Encoder:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_B_delayed_0\,
            main_0 => Net_318_SYNCOUT,
            clock_0 => Net_330);

    \Right_Encoder:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_B_delayed_1\,
            main_0 => \Right_Encoder:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_330);

    \Right_Encoder:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_B_delayed_2\,
            main_0 => \Right_Encoder:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_330);

    \Right_Encoder:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:quad_B_filt\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:bQuadDec:quad_B_delayed_0\,
            main_1 => \Right_Encoder:bQuadDec:quad_B_delayed_1\,
            main_2 => \Right_Encoder:bQuadDec:quad_B_delayed_2\,
            main_3 => \Right_Encoder:bQuadDec:quad_B_filt\);

    \Right_Encoder:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:state_0\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:Net_1260\,
            main_1 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Right_Encoder:bQuadDec:error\,
            main_4 => \Right_Encoder:bQuadDec:state_1\,
            main_5 => \Right_Encoder:bQuadDec:state_0\);

    \Right_Encoder:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \Right_Encoder:bQuadDec:state_1\,
            clock_0 => Net_330,
            main_0 => \Right_Encoder:Net_1260\,
            main_1 => \Right_Encoder:bQuadDec:quad_A_filt\,
            main_2 => \Right_Encoder:bQuadDec:quad_B_filt\,
            main_3 => \Right_Encoder:bQuadDec:error\,
            main_4 => \Right_Encoder:bQuadDec:state_1\,
            main_5 => \Right_Encoder:bQuadDec:state_0\);

    \Right_Encoder:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_325,
            clock => ClockBlock_BUS_CLK);

    \Servo_0:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Servo_0:PWMUDB:final_kill_reg\,
            clock_0 => Net_67);

    \Servo_0:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Servo_0:PWMUDB:prevCompare1\,
            main_0 => \Servo_0:PWMUDB:compare1\,
            clock_0 => Net_67);

    \Servo_0:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Servo_0:PWMUDB:prevCompare2\,
            main_0 => \Servo_0:PWMUDB:compare2\,
            clock_0 => Net_67);

    \Servo_0:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Servo_0:PWMUDB:runmode_enable\,
            main_0 => \Servo_0:PWMUDB:ctrl_enable\,
            clock_0 => Net_67);

    \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Servo_0:PWMUDB:ctrl_enable\,
            control_6 => \Servo_0:PWMUDB:control_6\,
            control_5 => \Servo_0:PWMUDB:control_5\,
            control_4 => \Servo_0:PWMUDB:control_4\,
            control_3 => \Servo_0:PWMUDB:control_3\,
            control_2 => \Servo_0:PWMUDB:control_2\,
            control_1 => \Servo_0:PWMUDB:control_1\,
            control_0 => \Servo_0:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Servo_0:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_67,
            cs_addr_2 => \Servo_0:PWMUDB:tc_i\,
            cs_addr_1 => \Servo_0:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Servo_0:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Servo_0:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Servo_0:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Servo_0:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Servo_0:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Servo_0:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Servo_0:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Servo_0:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Servo_0:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Servo_0:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Servo_0:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Servo_0:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Servo_0:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Servo_0:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_67,
            cs_addr_2 => \Servo_0:PWMUDB:tc_i\,
            cs_addr_1 => \Servo_0:PWMUDB:runmode_enable\,
            cl0_comb => \Servo_0:PWMUDB:compare1\,
            z0_comb => \Servo_0:PWMUDB:tc_i\,
            cl1_comb => \Servo_0:PWMUDB:compare2\,
            f1_blk_stat_comb => \Servo_0:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Servo_0:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Servo_0:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Servo_0:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Servo_0:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Servo_0:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Servo_0:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Servo_0:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Servo_0:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Servo_0:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Servo_0:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Servo_0:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Servo_0:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Servo_0:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_67,
            status_6 => open,
            status_5 => \Servo_0:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \Servo_0:PWMUDB:status_3\,
            status_2 => \Servo_0:PWMUDB:tc_i\,
            status_1 => \Servo_0:PWMUDB:status_1\,
            status_0 => \Servo_0:PWMUDB:status_0\);

    \Servo_0:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Servo_0:PWMUDB:status_0\,
            clock_0 => Net_67,
            main_0 => \Servo_0:PWMUDB:compare1\,
            main_1 => \Servo_0:PWMUDB:prevCompare1\);

    \Servo_0:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Servo_0:PWMUDB:status_1\,
            clock_0 => Net_67,
            main_0 => \Servo_0:PWMUDB:compare2\,
            main_1 => \Servo_0:PWMUDB:prevCompare2\);

    \Servo_0:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Servo_0:PWMUDB:status_5\,
            main_0 => \Servo_0:PWMUDB:final_kill_reg\);

    \Servo_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Servo_1:PWMUDB:prevCompare1\,
            main_0 => \Servo_1:PWMUDB:compare1\,
            clock_0 => Net_67);

    \Servo_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Servo_1:PWMUDB:runmode_enable\,
            main_0 => \Servo_1:PWMUDB:ctrl_enable\,
            clock_0 => Net_67);

    \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Servo_1:PWMUDB:ctrl_enable\,
            control_6 => \Servo_1:PWMUDB:control_6\,
            control_5 => \Servo_1:PWMUDB:control_5\,
            control_4 => \Servo_1:PWMUDB:control_4\,
            control_3 => \Servo_1:PWMUDB:control_3\,
            control_2 => \Servo_1:PWMUDB:control_2\,
            control_1 => \Servo_1:PWMUDB:control_1\,
            control_0 => \Servo_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Servo_1:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_67,
            cs_addr_2 => \Servo_1:PWMUDB:tc_i\,
            cs_addr_1 => \Servo_1:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Servo_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Servo_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Servo_1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Servo_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Servo_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Servo_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Servo_1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Servo_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Servo_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Servo_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Servo_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Servo_1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Servo_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Servo_1:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => Net_67,
            cs_addr_2 => \Servo_1:PWMUDB:tc_i\,
            cs_addr_1 => \Servo_1:PWMUDB:runmode_enable\,
            cl0_comb => \Servo_1:PWMUDB:compare1\,
            z0_comb => \Servo_1:PWMUDB:tc_i\,
            f1_blk_stat_comb => \Servo_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Servo_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Servo_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Servo_1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Servo_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Servo_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Servo_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Servo_1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Servo_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Servo_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Servo_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Servo_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Servo_1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Servo_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_67,
            status_6 => open,
            status_5 => \Servo_0:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \Servo_1:PWMUDB:status_3\,
            status_2 => \Servo_1:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \Servo_1:PWMUDB:status_0\);

    \Servo_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Servo_1:PWMUDB:status_0\,
            clock_0 => Net_67,
            main_0 => \Servo_1:PWMUDB:compare1\,
            main_1 => \Servo_1:PWMUDB:prevCompare1\);

    \USBUART:Dm(0)\:iocell
        PORT MAP(
            oe => open);

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    \USBUART:Dp(0)\:iocell
        PORT MAP(
            oe => open,
            clock => ClockBlock_BUS_CLK);

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "10",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1)
        PORT MAP(
            interrupt => \USBUART:Net_623\);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_284,
            arb_int => \USBUART:Net_79\,
            usb_int => \USBUART:Net_81\,
            ept_int_8 => \USBUART:ept_int_8\,
            ept_int_7 => \USBUART:ept_int_7\,
            ept_int_6 => \USBUART:ept_int_6\,
            ept_int_5 => \USBUART:ept_int_5\,
            ept_int_4 => \USBUART:ept_int_4\,
            ept_int_3 => \USBUART:ept_int_3\,
            ept_int_2 => \USBUART:ept_int_2\,
            ept_int_1 => \USBUART:ept_int_1\,
            ept_int_0 => \USBUART:ept_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_req_7\,
            dma_req_6 => \USBUART:dma_req_6\,
            dma_req_5 => \USBUART:dma_req_5\,
            dma_req_4 => \USBUART:dma_req_4\,
            dma_req_3 => \USBUART:dma_req_3\,
            dma_req_2 => \USBUART:dma_req_2\,
            dma_req_1 => \USBUART:dma_req_1\,
            dma_req_0 => \USBUART:dma_req_0\,
            dma_termin => \USBUART:Net_824\);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_623\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_284,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

END __DEFAULT__;
