//****************************************Copyright (c)***********************************//
//æŠ?æœ¯æ”¯æŒï¼šwww.openedv.com
//æ·˜å®åº—é“ºï¼šhttp://openedv.taobao.com 
//å…³æ³¨å¾®ä¿¡å…¬ä¼—å¹³å°å¾®ä¿¡å·ï¼š"æ­£ç‚¹åŸå­"ï¼Œå…è´¹è·å–FPGA & STM32èµ„æ–™ã€?
//ç‰ˆæƒæ‰?æœ‰ï¼Œç›—ç‰ˆå¿…ç©¶ã€?
//Copyright(C) æ­£ç‚¹åŸå­ 2018-2028
//All rights reserved                               
//----------------------------------------------------------------------------------------
// File name:           sd_read_photo
// Last modified Date:  2018/3/18 8:41:06
// Last Version:        V1.0
// Descriptions:        SDå¡è¯»å–å›¾ç‰?
//----------------------------------------------------------------------------------------
// Created by:          æ­£ç‚¹åŸå­
// Created date:        2018/3/18 8:41:06
// Version:             V1.0
// Descriptions:        The original version
//
//----------------------------------------------------------------------------------------
//****************************************************************************************//

module sd_read_photo(
    input                clk           ,  //æ—¶é’Ÿä¿¡å·
    input                rst_n         ,  //å¤ä½ä¿¡å·,ä½ç”µå¹³æœ‰æ•?
    
    input                rd_busy       ,  //SDå¡è¯»å¿™ä¿¡å?
    output  reg          rd_start_en   ,  //å¼?å§‹å†™SDå¡æ•°æ®ä¿¡å?
    output  reg  [31:0]  rd_sec_addr   ,  //è¯»æ•°æ®æ‰‡åŒºåœ°å?

    input        [31:0]  dma_sec_addr  ,  //åœ¨dma_sd_readå‰èµ‹æœ‰æ•ˆå€¼ï¼Œåœ¨dma_sd_readæœ‰æ•ˆå‰éœ€è¦ä¸€ç›´ä¿æŒ?
    input        [31:0]  dma_sec_counts,  //åœ¨dma_sd_readå‰èµ‹æœ‰æ•ˆå€¼ï¼Œåœ¨dma_sd_readæœ‰æ•ˆå‰éœ€è¦ä¸€ç›´ä¿æŒ?
    input                dma_sd_read   ,  //DMAæ§åˆ¶SDå¼?å§‹è¯»å–æ•°æ®ä¿¡å·ï¼Œä¸ºä¸Šå‡æ²¿ä¿¡å· æœ‰æ•ˆæ§åˆ¶

    output               Read_finish      //SDè¯»å–ä¸?æ¬¡æ•°æ®å®Œæˆä¿¡å?
    );

//reg define
reg    [1:0]          rd_flow_cnt      ;   //è¯»æ•°æ®æµç¨‹æ§åˆ¶è®¡æ•°å™¨
reg    [10:0]         rd_sec_cnt       ;   //è¯»æ‰‡åŒºæ¬¡æ•°è®¡æ•°å™¨

reg                   rd_busy_d0       ;   //è¯»å¿™ä¿¡å·æ‰“æ‹ï¼Œç”¨æ¥é‡‡ä¸‹é™æ²?
reg                   rd_busy_d1       ;  

reg                   dma_sd_read_d0   ;   // dma_sec_addrä¸ºsys_clkæ—¶é’Ÿé‡‡æ ·ä¿¡å·ï¼Œç°ç”±clk_50mé‡‡æ ·ï¼Œéœ€è¦åšå¼‚æ­¥ä¼ è¾“å¤„ç†ï¼Œæ‰“ä¸¤æ‹d0ã€d1
reg                   dma_sd_read_d1   ;   // åŒç†ï¼Œdma_sec_countsã€dma_sd_readä¹Ÿéœ€è¦åšå¼‚æ­¥æ—¶é’Ÿå¤„ç†
reg                   dma_sd_read_d2   ;

reg    [31:0]         dma_sec_addr_d0  ;
reg    [31:0]         dma_sec_addr_d1  ;

reg    [31:0]         dma_sec_counts_d0;
reg    [31:0]         dma_sec_counts_d1;

reg    [31:0]         dma_sec_addr_r   ;   //åœ¨dma_sd_readä¸Šå‡æ²¿å¤„èµ‹å?¼ï¼Œä¿è¯ç¡¬ä»¶æ‰§è¡Œå®‰å…¨æ€§ï¼Œåœ¨è¯»æ•°è¿‡ç¨‹ä¸­ï¼Œdma_sec_addrã€dma_sec_counts
reg    [31:0]         dma_sec_counts_r ;   //å³ä½¿æ”¹å˜äº†ï¼Œä¹Ÿä¸ä¼šæ”¹åŠ¨è¿™æ¬¡è¯»æ•°çš„åœ°å€ä»¥åŠé•¿åº¦

//wire define
wire                  neg_rd_busy      ;   //SDå¡è¯»å¿™ä¿¡å·ä¸‹é™æ²¿
wire                  pos_sd_read      ;   //SDå¡è¯»å–ä¿¡å·æœ‰æ•ˆä¸Šå‡æ²¿ï¼Œå³åœ¨SDå¡åˆå§‹åŒ–å®Œæˆåå†å¼?å§‹æ£€æµ‹åˆ°è¯»å–ä¸Šå‡æ²?
                                           //rst_nç”±SDå¡åˆå§‹åŒ–å®Œæˆä¿¡å·é©±åŠ¨
reg                   rd_done_r        ;   //ä¸?æ¬¡è¯»å–SDå¡æ•°æ®å®Œæˆä¿¡å?
//*****************************************************
//**                    main code
//*****************************************************

assign  Read_finish = rd_done_r;
assign  neg_rd_busy = rd_busy_d1 & (~rd_busy_d0);
assign  pos_sd_read = dma_sd_read_d1 & (~dma_sd_read_d2);

//å¯¹rd_busyä¿¡å·è¿›è¡Œå»¶æ—¶æ‰“æ‹,ç”¨äºé‡‡rd_busyä¿¡å·çš„ä¸‹é™æ²¿
always @(posedge clk or negedge rst_n) begin
    if(rst_n == 1'b0) begin
        rd_busy_d0 <= 1'b0;
        rd_busy_d1 <= 1'b0;

        dma_sd_read_d0 <= 1'b0;
        dma_sd_read_d1 <= 1'b0;
        dma_sd_read_d2 <= 1'b0;

        dma_sec_addr_d0<= 32'd0;
        dma_sec_addr_d1<= 32'd0;

        dma_sec_counts_d0<= 32'd0;
        dma_sec_counts_d1<= 32'd0;
    end
    else begin
        rd_busy_d0 <= rd_busy;
        rd_busy_d1 <= rd_busy_d0;

        dma_sd_read_d0 <= dma_sd_read;
        dma_sd_read_d1 <= dma_sd_read_d0;
        dma_sd_read_d2 <= dma_sd_read_d1;

        dma_sec_addr_d0<= dma_sec_addr;
        dma_sec_addr_d1<= dma_sec_addr_d0;

        dma_sec_counts_d0<= dma_sec_counts;
        dma_sec_counts_d1<= dma_sec_counts_d0;
    end
end

//å¾ªç¯è¯»å–SDå¡ä¸­çš„ä¸¤å¼ å›¾ç‰‡ï¼ˆè¯»å®Œä¹‹åå»¶æ—¶1så†è¯»ä¸‹ä¸€ä¸ªï¼‰
always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        rd_flow_cnt <= 2'd0;
        rd_sec_cnt <= 11'd0;
        rd_start_en <= 1'b0;
        rd_sec_addr <= 32'd0;

        dma_sec_addr_r <= 32'd0;
        dma_sec_counts_r <= 32'd0;
        rd_done_r <= 1'b0;
    end
    else begin
        rd_start_en <= 1'b0;
        //rd_done_r  <= 1'b0;
        case(rd_flow_cnt)
            2'd0: begin
                if(pos_sd_read) begin
                    rd_flow_cnt <= rd_flow_cnt + 2'd1;

                    dma_sec_addr_r <= dma_sec_addr_d1;     //è¯¥ä¸¤å¤„ä¿¡å·ä¿è¯ä»£ç æ‰§è¡Œå®‰å…¨æ?§ï¼Œä¸?æ—¦æœ‰æ•ˆèµ‹å€¼æ§åˆ¶ä¿¡å·ï¼Œè¯»æ•°è¿‡ç¨‹ä¸ä¼šæ”¹å˜
                    dma_sec_counts_r <= dma_sec_counts_d1; //pos_sd_readæœ‰æ•ˆå‰ï¼Œéœ?è¦dma_sec_addrã€dma_sec_countsä¿æŒæœ‰æ•ˆ
                    rd_done_r  <= 1'b0;                 //æ¯æ¬¡å¼?å§‹ä¼ é€æ—¶å°†rd_done_ræ‹‰ä½ï¼Œä¹‹åä¼ è¾“å®Œæˆæ‹‰é«˜ï¼Œå¼‚æ­¥ä¼ è¾“åˆ°sys_clkæ—¶é’ŸåŸŸï¼Œæ£?æµ‹è¯¥ä¿¡å·çš„ä¸Šå‡æ²¿
                end
                else
                    rd_flow_cnt <= 2'd0;
            end
            2'd1 : begin
                //å¼?å§‹è¯»å–SDå¡æ•°æ?
                rd_flow_cnt <= rd_flow_cnt + 2'd1;
                rd_start_en <= 1'b1;

                rd_sec_addr <= dma_sec_addr_r;
            end
            2'd2 : begin
                //è¯»å¿™ä¿¡å·çš„ä¸‹é™æ²¿ä»£è¡¨è¯»å®Œä¸?ä¸ªæ‰‡åŒ?,å¼?å§‹è¯»å–ä¸‹ä¸?æ‰‡åŒºåœ°å€æ•°æ®
                if(neg_rd_busy) begin                          
                    rd_sec_cnt <= rd_sec_cnt + 11'd1;
                    rd_sec_addr <= rd_sec_addr + 32'd1;
                    //å•å¼ å›¾ç‰‡è¯»å®Œ
                    if(rd_sec_cnt == dma_sec_counts_r - 11'b1) begin 
                        rd_sec_cnt <= 11'd0;
                        rd_flow_cnt <= rd_flow_cnt + 2'd1;
                    end    
                    else
                        rd_start_en <= 1'b1;                   
                end                    
            end
            2'd3 : begin
                rd_done_r  <= 1'b1; 
                rd_flow_cnt <= 2'd0;
            end    
            default : ;
        endcase    
    end
end

endmodule