
RBCS_READ_BATTERY_DATA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aafc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  0800ac0c  0800ac0c  0000bc0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae7c  0800ae7c  0000c078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800ae7c  0800ae7c  0000c078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800ae7c  0800ae7c  0000c078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae7c  0800ae7c  0000be7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae80  0800ae80  0000be80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800ae84  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033a0  20000078  0800aefc  0000c078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003418  0800aefc  0000c418  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f5f6  00000000  00000000  0000c0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fa6  00000000  00000000  0002b697  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  00030640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001304  00000000  00000000  00031ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c238  00000000  00000000  000331f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ef44  00000000  00000000  0004f42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000982ae  00000000  00000000  0006e370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010661e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006758  00000000  00000000  00106664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0010cdbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800abf4 	.word	0x0800abf4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800abf4 	.word	0x0800abf4

08000150 <default_parameter_init>:
#define EEPROM_MAGIC_NUMBER	0xAAAA

#define MIN_STORAGE_BAUDRATE	1
#define DEF_STORAGE_BAUDRATE	10
#define MAX_STORAGE_BAUDRATE	10
void default_parameter_init(DeviceHSM_t* hsm) {
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	EE_Init(&hsm->storage, sizeof(Storage_t));
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800015e:	2104      	movs	r1, #4
 8000160:	4618      	mov	r0, r3
 8000162:	f004 fd1d 	bl	8004ba0 <EE_Init>
	if (hsm == NULL) return;
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b00      	cmp	r3, #0
 800016a:	d014      	beq.n	8000196 <default_parameter_init+0x46>
	EE_Read();
 800016c:	f004 fd8e 	bl	8004c8c <EE_Read>
	if(hsm->storage.magic != EEPROM_MAGIC_NUMBER) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	f8b3 3382 	ldrh.w	r3, [r3, #898]	@ 0x382
 8000176:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800017a:	4293      	cmp	r3, r2
 800017c:	d00c      	beq.n	8000198 <default_parameter_init+0x48>
		hsm->storage.magic = EEPROM_MAGIC_NUMBER;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000184:	f8a3 2382 	strh.w	r2, [r3, #898]	@ 0x382
		hsm->storage.baudrate = DEF_STORAGE_BAUDRATE;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	220a      	movs	r2, #10
 800018c:	f883 2380 	strb.w	r2, [r3, #896]	@ 0x380
		EE_Write();
 8000190:	f004 fda2 	bl	8004cd8 <EE_Write>
 8000194:	e000      	b.n	8000198 <default_parameter_init+0x48>
	if (hsm == NULL) return;
 8000196:	bf00      	nop
	}
}
 8000198:	3708      	adds	r7, #8
 800019a:	46bd      	mov	sp, r7
 800019c:	bd80      	pop	{r7, pc}
	...

080001a0 <BaudrateCodeToValue>:
 * @brief Convert baudrate code to actual baudrate value
 * @param code: Baudrate code (1-10)
 * @return Baudrate value, or 0 if invalid code
 */
uint32_t BaudrateCodeToValue(uint8_t code)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b083      	sub	sp, #12
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	4603      	mov	r3, r0
 80001a8:	71fb      	strb	r3, [r7, #7]
    switch(code)
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	3b01      	subs	r3, #1
 80001ae:	2b09      	cmp	r3, #9
 80001b0:	d834      	bhi.n	800021c <BaudrateCodeToValue+0x7c>
 80001b2:	a201      	add	r2, pc, #4	@ (adr r2, 80001b8 <BaudrateCodeToValue+0x18>)
 80001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b8:	080001e1 	.word	0x080001e1
 80001bc:	080001e7 	.word	0x080001e7
 80001c0:	080001ed 	.word	0x080001ed
 80001c4:	080001f3 	.word	0x080001f3
 80001c8:	080001f9 	.word	0x080001f9
 80001cc:	080001ff 	.word	0x080001ff
 80001d0:	08000205 	.word	0x08000205
 80001d4:	0800020b 	.word	0x0800020b
 80001d8:	08000211 	.word	0x08000211
 80001dc:	08000217 	.word	0x08000217
    {
        case 1:  return 1200;
 80001e0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80001e4:	e01b      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 2:  return 2400;
 80001e6:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 80001ea:	e018      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 3:  return 4800;
 80001ec:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 80001f0:	e015      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 4:  return 9600;
 80001f2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80001f6:	e012      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 5:  return 14400;
 80001f8:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 80001fc:	e00f      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 6:  return 19200;
 80001fe:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8000202:	e00c      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 7:  return 38400;
 8000204:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000208:	e009      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 8:  return 56000;
 800020a:	f64d 23c0 	movw	r3, #56000	@ 0xdac0
 800020e:	e006      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 9:  return 57600;
 8000210:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8000214:	e003      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 10: return 115200;
 8000216:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800021a:	e000      	b.n	800021e <BaudrateCodeToValue+0x7e>
        default: return 0; // Invalid code
 800021c:	2300      	movs	r3, #0
    }
}
 800021e:	4618      	mov	r0, r3
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr

08000228 <UART_Reconfigure>:
 * @param huart: Pointer to UART handle
 * @param baudrate: New baudrate value
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_Reconfigure(UART_HandleTypeDef *huart, uint32_t baudrate)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;

    // Deinit UART
    if(HAL_UART_DeInit(huart) != HAL_OK)
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f003 fa6a 	bl	800370c <HAL_UART_DeInit>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <UART_Reconfigure+0x1a>
    {
        return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
 8000240:	e01a      	b.n	8000278 <UART_Reconfigure+0x50>
    }

    // Reconfigure with new baudrate
    huart->Init.BaudRate = baudrate;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	683a      	ldr	r2, [r7, #0]
 8000246:	605a      	str	r2, [r3, #4]
    huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2200      	movs	r2, #0
 800024c:	609a      	str	r2, [r3, #8]
    huart->Init.StopBits = UART_STOPBITS_1;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	60da      	str	r2, [r3, #12]
    huart->Init.Parity = UART_PARITY_NONE;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2200      	movs	r2, #0
 8000258:	611a      	str	r2, [r3, #16]
    huart->Init.Mode = UART_MODE_TX_RX;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	220c      	movs	r2, #12
 800025e:	615a      	str	r2, [r3, #20]
    huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2200      	movs	r2, #0
 8000264:	619a      	str	r2, [r3, #24]
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2200      	movs	r2, #0
 800026a:	61da      	str	r2, [r3, #28]

    // Reinit UART
    status = HAL_UART_Init(huart);
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f003 f9fd 	bl	800366c <HAL_UART_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	73fb      	strb	r3, [r7, #15]

    return status;
 8000276:	7bfb      	ldrb	r3, [r7, #15]
}
 8000278:	4618      	mov	r0, r3
 800027a:	3710      	adds	r7, #16
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}

08000280 <UART_ReconfigureByCode>:
 * @param huart: Pointer to UART handle
 * @param code: Baudrate code (1-10)
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_ReconfigureByCode(UART_HandleTypeDef *huart, uint8_t code)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	460b      	mov	r3, r1
 800028a:	70fb      	strb	r3, [r7, #3]
    uint32_t baudrate = BaudrateCodeToValue(code);
 800028c:	78fb      	ldrb	r3, [r7, #3]
 800028e:	4618      	mov	r0, r3
 8000290:	f7ff ff86 	bl	80001a0 <BaudrateCodeToValue>
 8000294:	60f8      	str	r0, [r7, #12]

    if(baudrate == 0)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d101      	bne.n	80002a0 <UART_ReconfigureByCode+0x20>
    {
        return HAL_ERROR; // Invalid code
 800029c:	2301      	movs	r3, #1
 800029e:	e004      	b.n	80002aa <UART_ReconfigureByCode+0x2a>
    }

    return UART_Reconfigure(huart, baudrate);
 80002a0:	68f9      	ldr	r1, [r7, #12]
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f7ff ffc0 	bl	8000228 <UART_Reconfigure>
 80002a8:	4603      	mov	r3, r0
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <app_states_hsm_init>:
		"tSettingDone",
		hsmt_setting_done_tick_callback,
};


void app_states_hsm_init(DeviceHSM_t *me) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]

	hsmt_custom_tick_handle =  hsmTimerCreate(&hsmt_custom_tick_att, hsmTimerPeriodic, me);
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	2101      	movs	r1, #1
 80002c0:	481d      	ldr	r0, [pc, #116]	@ (8000338 <app_states_hsm_init+0x84>)
 80002c2:	f004 fec9 	bl	8005058 <hsmTimerCreate>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a1c      	ldr	r2, [pc, #112]	@ (800033c <app_states_hsm_init+0x88>)
 80002ca:	6013      	str	r3, [r2, #0]
	hsmt_turn_off_led_stt_tick_handle =  hsmTimerCreate(&hsmt_turn_off_led_stt_tick_att, hsmTimerOnce, me);
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	2100      	movs	r1, #0
 80002d0:	481b      	ldr	r0, [pc, #108]	@ (8000340 <app_states_hsm_init+0x8c>)
 80002d2:	f004 fec1 	bl	8005058 <hsmTimerCreate>
 80002d6:	4603      	mov	r3, r0
 80002d8:	4a1a      	ldr	r2, [pc, #104]	@ (8000344 <app_states_hsm_init+0x90>)
 80002da:	6013      	str	r3, [r2, #0]
	hsmt_setting_done_tick_handle =  hsmTimerCreate(&hsmt_setting_done_tick_att, hsmTimerOnce, me);
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	2100      	movs	r1, #0
 80002e0:	4819      	ldr	r0, [pc, #100]	@ (8000348 <app_states_hsm_init+0x94>)
 80002e2:	f004 feb9 	bl	8005058 <hsmTimerCreate>
 80002e6:	4603      	mov	r3, r0
 80002e8:	4a18      	ldr	r2, [pc, #96]	@ (800034c <app_states_hsm_init+0x98>)
 80002ea:	6013      	str	r3, [r2, #0]


	HSM_STATE_Create(&app_state_setting_baudrate, "s_setbaud", app_state_setting_baudrate_handler, NULL);
 80002ec:	2300      	movs	r3, #0
 80002ee:	4a18      	ldr	r2, [pc, #96]	@ (8000350 <app_states_hsm_init+0x9c>)
 80002f0:	4918      	ldr	r1, [pc, #96]	@ (8000354 <app_states_hsm_init+0xa0>)
 80002f2:	4819      	ldr	r0, [pc, #100]	@ (8000358 <app_states_hsm_init+0xa4>)
 80002f4:	f004 fd60 	bl	8004db8 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_run, "s_run", app_state_run_handler, NULL);
 80002f8:	2300      	movs	r3, #0
 80002fa:	4a18      	ldr	r2, [pc, #96]	@ (800035c <app_states_hsm_init+0xa8>)
 80002fc:	4918      	ldr	r1, [pc, #96]	@ (8000360 <app_states_hsm_init+0xac>)
 80002fe:	4819      	ldr	r0, [pc, #100]	@ (8000364 <app_states_hsm_init+0xb0>)
 8000300:	f004 fd5a 	bl	8004db8 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_stop, "s_stop", app_state_stop_handler, NULL);
 8000304:	2300      	movs	r3, #0
 8000306:	4a18      	ldr	r2, [pc, #96]	@ (8000368 <app_states_hsm_init+0xb4>)
 8000308:	4918      	ldr	r1, [pc, #96]	@ (800036c <app_states_hsm_init+0xb8>)
 800030a:	4819      	ldr	r0, [pc, #100]	@ (8000370 <app_states_hsm_init+0xbc>)
 800030c:	f004 fd54 	bl	8004db8 <HSM_STATE_Create>

	if(!me->modbus_address) {
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	7a1b      	ldrb	r3, [r3, #8]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d105      	bne.n	8000324 <app_states_hsm_init+0x70>
		HSM_Create((HSM *)me, "app", &app_state_setting_baudrate);
 8000318:	4a0f      	ldr	r2, [pc, #60]	@ (8000358 <app_states_hsm_init+0xa4>)
 800031a:	4916      	ldr	r1, [pc, #88]	@ (8000374 <app_states_hsm_init+0xc0>)
 800031c:	6878      	ldr	r0, [r7, #4]
 800031e:	f004 fd73 	bl	8004e08 <HSM_Create>
	} else {
		HSM_Create((HSM *)me, "app", &app_state_run);
	}
}
 8000322:	e004      	b.n	800032e <app_states_hsm_init+0x7a>
		HSM_Create((HSM *)me, "app", &app_state_run);
 8000324:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <app_states_hsm_init+0xb0>)
 8000326:	4913      	ldr	r1, [pc, #76]	@ (8000374 <app_states_hsm_init+0xc0>)
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f004 fd6d 	bl	8004e08 <HSM_Create>
}
 800032e:	bf00      	nop
 8000330:	3708      	adds	r7, #8
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	20000000 	.word	0x20000000
 800033c:	200000c4 	.word	0x200000c4
 8000340:	20000008 	.word	0x20000008
 8000344:	200000c8 	.word	0x200000c8
 8000348:	20000010 	.word	0x20000010
 800034c:	200000cc 	.word	0x200000cc
 8000350:	08000379 	.word	0x08000379
 8000354:	0800ac34 	.word	0x0800ac34
 8000358:	20000094 	.word	0x20000094
 800035c:	080004a9 	.word	0x080004a9
 8000360:	0800ac40 	.word	0x0800ac40
 8000364:	200000a4 	.word	0x200000a4
 8000368:	0800060d 	.word	0x0800060d
 800036c:	0800ac48 	.word	0x0800ac48
 8000370:	200000b4 	.word	0x200000b4
 8000374:	0800ac50 	.word	0x0800ac50

08000378 <app_state_setting_baudrate_handler>:


static HSM_EVENT app_state_setting_baudrate_handler(HSM *This, HSM_EVENT event, void *param) {
 8000378:	b580      	push	{r7, lr}
 800037a:	b086      	sub	sp, #24
 800037c:	af00      	add	r7, sp, #0
 800037e:	60f8      	str	r0, [r7, #12]
 8000380:	60b9      	str	r1, [r7, #8]
 8000382:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	617b      	str	r3, [r7, #20]
    switch (event) {
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800038e:	d04b      	beq.n	8000428 <app_state_setting_baudrate_handler+0xb0>
 8000390:	68bb      	ldr	r3, [r7, #8]
 8000392:	f113 0f02 	cmn.w	r3, #2
 8000396:	d028      	beq.n	80003ea <app_state_setting_baudrate_handler+0x72>
 8000398:	68bb      	ldr	r3, [r7, #8]
 800039a:	f113 0f02 	cmn.w	r3, #2
 800039e:	d875      	bhi.n	800048c <app_state_setting_baudrate_handler+0x114>
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	2b0a      	cmp	r3, #10
 80003a4:	d81c      	bhi.n	80003e0 <app_state_setting_baudrate_handler+0x68>
 80003a6:	68bb      	ldr	r3, [r7, #8]
 80003a8:	2b02      	cmp	r3, #2
 80003aa:	d36f      	bcc.n	800048c <app_state_setting_baudrate_handler+0x114>
 80003ac:	68bb      	ldr	r3, [r7, #8]
 80003ae:	3b02      	subs	r3, #2
 80003b0:	2b08      	cmp	r3, #8
 80003b2:	d86b      	bhi.n	800048c <app_state_setting_baudrate_handler+0x114>
 80003b4:	a201      	add	r2, pc, #4	@ (adr r2, 80003bc <app_state_setting_baudrate_handler+0x44>)
 80003b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ba:	bf00      	nop
 80003bc:	08000449 	.word	0x08000449
 80003c0:	08000459 	.word	0x08000459
 80003c4:	0800048d 	.word	0x0800048d
 80003c8:	0800048d 	.word	0x0800048d
 80003cc:	0800048d 	.word	0x0800048d
 80003d0:	0800048d 	.word	0x0800048d
 80003d4:	0800043f 	.word	0x0800043f
 80003d8:	0800048d 	.word	0x0800048d
 80003dc:	08000469 	.word	0x08000469
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	f113 0f03 	cmn.w	r3, #3
 80003e6:	d010      	beq.n	800040a <app_state_setting_baudrate_handler+0x92>
 80003e8:	e050      	b.n	800048c <app_state_setting_baudrate_handler+0x114>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 80003ea:	2201      	movs	r2, #1
 80003ec:	2180      	movs	r1, #128	@ 0x80
 80003ee:	482b      	ldr	r0, [pc, #172]	@ (800049c <app_state_setting_baudrate_handler+0x124>)
 80003f0:	f002 f8d9 	bl	80025a6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 80003f4:	2201      	movs	r2, #1
 80003f6:	2140      	movs	r1, #64	@ 0x40
 80003f8:	4828      	ldr	r0, [pc, #160]	@ (800049c <app_state_setting_baudrate_handler+0x124>)
 80003fa:	f002 f8d4 	bl	80025a6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 80003fe:	2201      	movs	r2, #1
 8000400:	2120      	movs	r1, #32
 8000402:	4826      	ldr	r0, [pc, #152]	@ (800049c <app_state_setting_baudrate_handler+0x124>)
 8000404:	f002 f8cf 	bl	80025a6 <HAL_GPIO_WritePin>
            break;
 8000408:	e042      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        case HSME_INIT:
        	hsmTimerStart(hsmt_custom_tick_handle, 500);
 800040a:	4b25      	ldr	r3, [pc, #148]	@ (80004a0 <app_state_setting_baudrate_handler+0x128>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000412:	4618      	mov	r0, r3
 8000414:	f004 fe94 	bl	8005140 <hsmTimerStart>
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000418:	4b22      	ldr	r3, [pc, #136]	@ (80004a4 <app_state_setting_baudrate_handler+0x12c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000420:	4618      	mov	r0, r3
 8000422:	f004 fe8d 	bl	8005140 <hsmTimerStart>
            break;
 8000426:	e033      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 8000428:	4b1d      	ldr	r3, [pc, #116]	@ (80004a0 <app_state_setting_baudrate_handler+0x128>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4618      	mov	r0, r3
 800042e:	f004 fec1 	bl	80051b4 <hsmTimerStop>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 8000432:	4b1c      	ldr	r3, [pc, #112]	@ (80004a4 <app_state_setting_baudrate_handler+0x12c>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4618      	mov	r0, r3
 8000438:	f004 febc 	bl	80051b4 <hsmTimerStop>
            break;
 800043c:	e028      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_RUN_GPIO_Port, LED_RUN_Pin);
 800043e:	2140      	movs	r1, #64	@ 0x40
 8000440:	4816      	ldr	r0, [pc, #88]	@ (800049c <app_state_setting_baudrate_handler+0x124>)
 8000442:	f002 f8c8 	bl	80025d6 <HAL_GPIO_TogglePin>

        	break;
 8000446:	e023      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        case HSME_SET_INVALID_BAUD:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000448:	4b16      	ldr	r3, [pc, #88]	@ (80004a4 <app_state_setting_baudrate_handler+0x12c>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000450:	4618      	mov	r0, r3
 8000452:	f004 fe75 	bl	8005140 <hsmTimerStart>
        	break;
 8000456:	e01b      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        case HSME_SET_BAUD_CHANGE_VALUE:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000458:	4b12      	ldr	r3, [pc, #72]	@ (80004a4 <app_state_setting_baudrate_handler+0x12c>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000460:	4618      	mov	r0, r3
 8000462:	f004 fe6d 	bl	8005140 <hsmTimerStart>
        	break;
 8000466:	e013      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        case HSME_SETTING_DONE_TICK_UPDATE:
        	me->storage.baudrate = me->modbus_address;
 8000468:	697b      	ldr	r3, [r7, #20]
 800046a:	7a1a      	ldrb	r2, [r3, #8]
 800046c:	697b      	ldr	r3, [r7, #20]
 800046e:	f883 2380 	strb.w	r2, [r3, #896]	@ 0x380
        	EE_Write();
 8000472:	f004 fc31 	bl	8004cd8 <EE_Write>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 8000476:	2200      	movs	r2, #0
 8000478:	2140      	movs	r1, #64	@ 0x40
 800047a:	4808      	ldr	r0, [pc, #32]	@ (800049c <app_state_setting_baudrate_handler+0x124>)
 800047c:	f002 f893 	bl	80025a6 <HAL_GPIO_WritePin>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 8000480:	4b08      	ldr	r3, [pc, #32]	@ (80004a4 <app_state_setting_baudrate_handler+0x12c>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4618      	mov	r0, r3
 8000486:	f004 fe95 	bl	80051b4 <hsmTimerStop>
        	break;
 800048a:	e001      	b.n	8000490 <app_state_setting_baudrate_handler+0x118>
        default:
            return event;
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	e000      	b.n	8000492 <app_state_setting_baudrate_handler+0x11a>
    }
    return 0;
 8000490:	2300      	movs	r3, #0
}
 8000492:	4618      	mov	r0, r3
 8000494:	3718      	adds	r7, #24
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	40010c00 	.word	0x40010c00
 80004a0:	200000c4 	.word	0x200000c4
 80004a4:	200000cc 	.word	0x200000cc

080004a8 <app_state_run_handler>:

static HSM_EVENT app_state_run_handler(HSM *This, HSM_EVENT event, void *param) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	60f8      	str	r0, [r7, #12]
 80004b0:	60b9      	str	r1, [r7, #8]
 80004b2:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	617b      	str	r3, [r7, #20]
    switch (event) {
 80004b8:	68bb      	ldr	r3, [r7, #8]
 80004ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004be:	d045      	beq.n	800054c <app_state_run_handler+0xa4>
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	f113 0f02 	cmn.w	r3, #2
 80004c6:	d024      	beq.n	8000512 <app_state_run_handler+0x6a>
 80004c8:	68bb      	ldr	r3, [r7, #8]
 80004ca:	f113 0f02 	cmn.w	r3, #2
 80004ce:	f200 808e 	bhi.w	80005ee <app_state_run_handler+0x146>
 80004d2:	68bb      	ldr	r3, [r7, #8]
 80004d4:	2b09      	cmp	r3, #9
 80004d6:	d817      	bhi.n	8000508 <app_state_run_handler+0x60>
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	2b04      	cmp	r3, #4
 80004dc:	f0c0 8087 	bcc.w	80005ee <app_state_run_handler+0x146>
 80004e0:	68bb      	ldr	r3, [r7, #8]
 80004e2:	3b04      	subs	r3, #4
 80004e4:	2b05      	cmp	r3, #5
 80004e6:	f200 8082 	bhi.w	80005ee <app_state_run_handler+0x146>
 80004ea:	a201      	add	r2, pc, #4	@ (adr r2, 80004f0 <app_state_run_handler+0x48>)
 80004ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f0:	08000559 	.word	0x08000559
 80004f4:	08000563 	.word	0x08000563
 80004f8:	080005ef 	.word	0x080005ef
 80004fc:	0800056d 	.word	0x0800056d
 8000500:	080005ef 	.word	0x080005ef
 8000504:	080005e3 	.word	0x080005e3
 8000508:	68bb      	ldr	r3, [r7, #8]
 800050a:	f113 0f03 	cmn.w	r3, #3
 800050e:	d010      	beq.n	8000532 <app_state_run_handler+0x8a>
 8000510:	e06d      	b.n	80005ee <app_state_run_handler+0x146>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000512:	2201      	movs	r2, #1
 8000514:	2180      	movs	r1, #128	@ 0x80
 8000516:	4839      	ldr	r0, [pc, #228]	@ (80005fc <app_state_run_handler+0x154>)
 8000518:	f002 f845 	bl	80025a6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 800051c:	2200      	movs	r2, #0
 800051e:	2140      	movs	r1, #64	@ 0x40
 8000520:	4836      	ldr	r0, [pc, #216]	@ (80005fc <app_state_run_handler+0x154>)
 8000522:	f002 f840 	bl	80025a6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000526:	2201      	movs	r2, #1
 8000528:	2120      	movs	r1, #32
 800052a:	4834      	ldr	r0, [pc, #208]	@ (80005fc <app_state_run_handler+0x154>)
 800052c:	f002 f83b 	bl	80025a6 <HAL_GPIO_WritePin>

            break;
 8000530:	e05f      	b.n	80005f2 <app_state_run_handler+0x14a>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 8000532:	2201      	movs	r2, #1
 8000534:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000538:	4831      	ldr	r0, [pc, #196]	@ (8000600 <app_state_run_handler+0x158>)
 800053a:	f002 f834 	bl	80025a6 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000544:	482e      	ldr	r0, [pc, #184]	@ (8000600 <app_state_run_handler+0x158>)
 8000546:	f002 f82e 	bl	80025a6 <HAL_GPIO_WritePin>
            break;
 800054a:	e052      	b.n	80005f2 <app_state_run_handler+0x14a>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_turn_off_led_stt_tick_handle);
 800054c:	4b2d      	ldr	r3, [pc, #180]	@ (8000604 <app_state_run_handler+0x15c>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4618      	mov	r0, r3
 8000552:	f004 fe2f 	bl	80051b4 <hsmTimerStop>
            break;
 8000556:	e04c      	b.n	80005f2 <app_state_run_handler+0x14a>
        case HSME_SWITCH_LIMIT_ACTIVE:
        	me->dataModbusSlave[BAT_STA_IS_PIN_IN_SLOT] = SLOT_FULL;
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	2201      	movs	r2, #1
 800055c:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 8000560:	e047      	b.n	80005f2 <app_state_run_handler+0x14a>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	me->dataModbusSlave[BAT_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000562:	697b      	ldr	r3, [r7, #20]
 8000564:	2200      	movs	r2, #0
 8000566:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 800056a:	e042      	b.n	80005f2 <app_state_run_handler+0x14a>
        case HSME_COMM_RECEIVED_OK:
        	// Check Emergency
        	if(me->dataModbusSlave[BAT_STA_IS_EMERGENCY_STOP]) {
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	f8b3 337c 	ldrh.w	r3, [r3, #892]	@ 0x37c
 8000572:	2b00      	cmp	r3, #0
 8000574:	d006      	beq.n	8000584 <app_state_run_handler+0xdc>
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_ACTIVE);
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800057c:	4820      	ldr	r0, [pc, #128]	@ (8000600 <app_state_run_handler+0x158>)
 800057e:	f002 f812 	bl	80025a6 <HAL_GPIO_WritePin>
 8000582:	e017      	b.n	80005b4 <app_state_run_handler+0x10c>
        	} else {
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 8000584:	2201      	movs	r2, #1
 8000586:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800058a:	481d      	ldr	r0, [pc, #116]	@ (8000600 <app_state_run_handler+0x158>)
 800058c:	f002 f80b 	bl	80025a6 <HAL_GPIO_WritePin>

            	// Check Chrg
            	if(me->dataModbusSlave[BAT_STA_CHRG_CTRL]) {
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	f8b3 337e 	ldrh.w	r3, [r3, #894]	@ 0x37e
 8000596:	2b00      	cmp	r3, #0
 8000598:	d006      	beq.n	80005a8 <app_state_run_handler+0x100>
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_ON);
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005a0:	4817      	ldr	r0, [pc, #92]	@ (8000600 <app_state_run_handler+0x158>)
 80005a2:	f002 f800 	bl	80025a6 <HAL_GPIO_WritePin>
 80005a6:	e005      	b.n	80005b4 <app_state_run_handler+0x10c>
            	} else {
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80005a8:	2201      	movs	r2, #1
 80005aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ae:	4814      	ldr	r0, [pc, #80]	@ (8000600 <app_state_run_handler+0x158>)
 80005b0:	f001 fff9 	bl	80025a6 <HAL_GPIO_WritePin>
            	}
        	}

        	// Check Fault:
        	if(me->dataModbusSlave[BAT_STA_FAULTS]) {
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d005      	beq.n	80005ca <app_state_run_handler+0x122>
        		HSM_Tran(This, &app_state_stop, 0, NULL);
 80005be:	2300      	movs	r3, #0
 80005c0:	2200      	movs	r2, #0
 80005c2:	4911      	ldr	r1, [pc, #68]	@ (8000608 <app_state_run_handler+0x160>)
 80005c4:	68f8      	ldr	r0, [r7, #12]
 80005c6:	f004 fc58 	bl	8004e7a <HSM_Tran>
        	}

        	// Turn ON LED
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_ON);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2120      	movs	r1, #32
 80005ce:	480b      	ldr	r0, [pc, #44]	@ (80005fc <app_state_run_handler+0x154>)
 80005d0:	f001 ffe9 	bl	80025a6 <HAL_GPIO_WritePin>
        	hsmTimerStart(hsmt_turn_off_led_stt_tick_handle, LED_STATUS_ON_MS);
 80005d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000604 <app_state_run_handler+0x15c>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	2114      	movs	r1, #20
 80005da:	4618      	mov	r0, r3
 80005dc:	f004 fdb0 	bl	8005140 <hsmTimerStart>
        	break;
 80005e0:	e007      	b.n	80005f2 <app_state_run_handler+0x14a>
        case HSME_TURN_OFF_LED_STT_TICK_UPDATE:
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 80005e2:	2201      	movs	r2, #1
 80005e4:	2120      	movs	r1, #32
 80005e6:	4805      	ldr	r0, [pc, #20]	@ (80005fc <app_state_run_handler+0x154>)
 80005e8:	f001 ffdd 	bl	80025a6 <HAL_GPIO_WritePin>
        	break;
 80005ec:	e001      	b.n	80005f2 <app_state_run_handler+0x14a>
        default:
            return event;
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	e000      	b.n	80005f4 <app_state_run_handler+0x14c>
    }
    return 0;
 80005f2:	2300      	movs	r3, #0
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3718      	adds	r7, #24
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40010c00 	.word	0x40010c00
 8000600:	40010800 	.word	0x40010800
 8000604:	200000c8 	.word	0x200000c8
 8000608:	200000b4 	.word	0x200000b4

0800060c <app_state_stop_handler>:
static HSM_EVENT app_state_stop_handler(HSM *This, HSM_EVENT event, void *param) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	617b      	str	r3, [r7, #20]
    switch (event) {
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000622:	d03a      	beq.n	800069a <app_state_stop_handler+0x8e>
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	f113 0f02 	cmn.w	r3, #2
 800062a:	d00b      	beq.n	8000644 <app_state_stop_handler+0x38>
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	f113 0f02 	cmn.w	r3, #2
 8000632:	d830      	bhi.n	8000696 <app_state_stop_handler+0x8a>
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	2b07      	cmp	r3, #7
 8000638:	d021      	beq.n	800067e <app_state_stop_handler+0x72>
 800063a:	68bb      	ldr	r3, [r7, #8]
 800063c:	f113 0f03 	cmn.w	r3, #3
 8000640:	d010      	beq.n	8000664 <app_state_stop_handler+0x58>
 8000642:	e028      	b.n	8000696 <app_state_stop_handler+0x8a>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 8000644:	2200      	movs	r2, #0
 8000646:	2180      	movs	r1, #128	@ 0x80
 8000648:	4818      	ldr	r0, [pc, #96]	@ (80006ac <app_state_stop_handler+0xa0>)
 800064a:	f001 ffac 	bl	80025a6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 800064e:	2201      	movs	r2, #1
 8000650:	2140      	movs	r1, #64	@ 0x40
 8000652:	4816      	ldr	r0, [pc, #88]	@ (80006ac <app_state_stop_handler+0xa0>)
 8000654:	f001 ffa7 	bl	80025a6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000658:	2201      	movs	r2, #1
 800065a:	2120      	movs	r1, #32
 800065c:	4813      	ldr	r0, [pc, #76]	@ (80006ac <app_state_stop_handler+0xa0>)
 800065e:	f001 ffa2 	bl	80025a6 <HAL_GPIO_WritePin>
            break;
 8000662:	e01d      	b.n	80006a0 <app_state_stop_handler+0x94>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 8000664:	2201      	movs	r2, #1
 8000666:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800066a:	4811      	ldr	r0, [pc, #68]	@ (80006b0 <app_state_stop_handler+0xa4>)
 800066c:	f001 ff9b 	bl	80025a6 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 8000670:	2201      	movs	r2, #1
 8000672:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000676:	480e      	ldr	r0, [pc, #56]	@ (80006b0 <app_state_stop_handler+0xa4>)
 8000678:	f001 ff95 	bl	80025a6 <HAL_GPIO_WritePin>
            break;
 800067c:	e010      	b.n	80006a0 <app_state_stop_handler+0x94>
        case HSME_EXIT:

            break;
        case HSME_COMM_RECEIVED_OK:
        	// Check Fault:
        	if(!me->dataModbusSlave[BAT_STA_FAULTS]) {
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8000684:	2b00      	cmp	r3, #0
 8000686:	d10a      	bne.n	800069e <app_state_stop_handler+0x92>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 8000688:	2300      	movs	r3, #0
 800068a:	2200      	movs	r2, #0
 800068c:	4909      	ldr	r1, [pc, #36]	@ (80006b4 <app_state_stop_handler+0xa8>)
 800068e:	68f8      	ldr	r0, [r7, #12]
 8000690:	f004 fbf3 	bl	8004e7a <HSM_Tran>
        	}
        	break;
 8000694:	e003      	b.n	800069e <app_state_stop_handler+0x92>
        default:
            return event;
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	e003      	b.n	80006a2 <app_state_stop_handler+0x96>
            break;
 800069a:	bf00      	nop
 800069c:	e000      	b.n	80006a0 <app_state_stop_handler+0x94>
        	break;
 800069e:	bf00      	nop
    }
    return 0;
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3718      	adds	r7, #24
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40010c00 	.word	0x40010c00
 80006b0:	40010800 	.word	0x40010800
 80006b4:	200000a4 	.word	0x200000a4

080006b8 <hsmt_custom_tick_callback>:



static void
hsmt_custom_tick_callback(void* arg) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_CUSTOM_TICK_UPDATE, 0);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2108      	movs	r1, #8
 80006c8:	68f8      	ldr	r0, [r7, #12]
 80006ca:	f004 fbba 	bl	8004e42 <HSM_Run>
}
 80006ce:	bf00      	nop
 80006d0:	3710      	adds	r7, #16
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <hsmt_turn_off_led_stt_tick_callback>:
static void
hsmt_turn_off_led_stt_tick_callback(void* arg) {
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b084      	sub	sp, #16
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_TURN_OFF_LED_STT_TICK_UPDATE, 0);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2109      	movs	r1, #9
 80006e6:	68f8      	ldr	r0, [r7, #12]
 80006e8:	f004 fbab 	bl	8004e42 <HSM_Run>
}
 80006ec:	bf00      	nop
 80006ee:	3710      	adds	r7, #16
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <hsmt_setting_done_tick_callback>:
static void
hsmt_setting_done_tick_callback(void* arg) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_SETTING_DONE_TICK_UPDATE, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	210a      	movs	r1, #10
 8000704:	68f8      	ldr	r0, [r7, #12]
 8000706:	f004 fb9c 	bl	8004e42 <HSM_Run>
}
 800070a:	bf00      	nop
 800070c:	3710      	adds	r7, #16
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800071a:	4b18      	ldr	r3, [pc, #96]	@ (800077c <MX_DMA_Init+0x68>)
 800071c:	695b      	ldr	r3, [r3, #20]
 800071e:	4a17      	ldr	r2, [pc, #92]	@ (800077c <MX_DMA_Init+0x68>)
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	6153      	str	r3, [r2, #20]
 8000726:	4b15      	ldr	r3, [pc, #84]	@ (800077c <MX_DMA_Init+0x68>)
 8000728:	695b      	ldr	r3, [r3, #20]
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2105      	movs	r1, #5
 8000736:	200c      	movs	r0, #12
 8000738:	f000 ffa7 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800073c:	200c      	movs	r0, #12
 800073e:	f000 ffc0 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000742:	2200      	movs	r2, #0
 8000744:	2105      	movs	r1, #5
 8000746:	200d      	movs	r0, #13
 8000748:	f000 ff9f 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800074c:	200d      	movs	r0, #13
 800074e:	f000 ffb8 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000752:	2200      	movs	r2, #0
 8000754:	2105      	movs	r1, #5
 8000756:	2010      	movs	r0, #16
 8000758:	f000 ff97 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800075c:	2010      	movs	r0, #16
 800075e:	f000 ffb0 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000762:	2200      	movs	r2, #0
 8000764:	2105      	movs	r1, #5
 8000766:	2011      	movs	r0, #17
 8000768:	f000 ff8f 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800076c:	2011      	movs	r0, #17
 800076e:	f000 ffa8 	bl	80016c2 <HAL_NVIC_EnableIRQ>

}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40021000 	.word	0x40021000

08000780 <ReadModbusAddress>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint8_t ReadModbusAddress(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
    uint8_t addr = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	71fb      	strb	r3, [r7, #7]

    if (!HAL_GPIO_ReadPin(ADDR0_GPIO_Port, ADDR0_Pin)) addr |= (1<<0);
 800078a:	2110      	movs	r1, #16
 800078c:	481f      	ldr	r0, [pc, #124]	@ (800080c <ReadModbusAddress+0x8c>)
 800078e:	f001 fef3 	bl	8002578 <HAL_GPIO_ReadPin>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d103      	bne.n	80007a0 <ReadModbusAddress+0x20>
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	f043 0301 	orr.w	r3, r3, #1
 800079e:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR1_GPIO_Port, ADDR1_Pin)) addr |= (1<<1);
 80007a0:	2108      	movs	r1, #8
 80007a2:	481a      	ldr	r0, [pc, #104]	@ (800080c <ReadModbusAddress+0x8c>)
 80007a4:	f001 fee8 	bl	8002578 <HAL_GPIO_ReadPin>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d103      	bne.n	80007b6 <ReadModbusAddress+0x36>
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR2_GPIO_Port, ADDR2_Pin)) addr |= (1<<2);
 80007b6:	2104      	movs	r1, #4
 80007b8:	4814      	ldr	r0, [pc, #80]	@ (800080c <ReadModbusAddress+0x8c>)
 80007ba:	f001 fedd 	bl	8002578 <HAL_GPIO_ReadPin>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d103      	bne.n	80007cc <ReadModbusAddress+0x4c>
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	f043 0304 	orr.w	r3, r3, #4
 80007ca:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR3_GPIO_Port, ADDR3_Pin)) addr |= (1<<3);
 80007cc:	2102      	movs	r1, #2
 80007ce:	480f      	ldr	r0, [pc, #60]	@ (800080c <ReadModbusAddress+0x8c>)
 80007d0:	f001 fed2 	bl	8002578 <HAL_GPIO_ReadPin>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d103      	bne.n	80007e2 <ReadModbusAddress+0x62>
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	f043 0308 	orr.w	r3, r3, #8
 80007e0:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR4_GPIO_Port, ADDR4_Pin)) addr |= (1<<4);
 80007e2:	2101      	movs	r1, #1
 80007e4:	4809      	ldr	r0, [pc, #36]	@ (800080c <ReadModbusAddress+0x8c>)
 80007e6:	f001 fec7 	bl	8002578 <HAL_GPIO_ReadPin>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d103      	bne.n	80007f8 <ReadModbusAddress+0x78>
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	f043 0310 	orr.w	r3, r3, #16
 80007f6:	71fb      	strb	r3, [r7, #7]

    return (addr == 0) ? 1 : addr;  // Nếu = 0 thì dùng địa chỉ 1
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <ReadModbusAddress+0x82>
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	e000      	b.n	8000804 <ReadModbusAddress+0x84>
 8000802:	2301      	movs	r3, #1
}
 8000804:	4618      	mov	r0, r3
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40010c00 	.word	0x40010c00

08000810 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binsemaModbusMaster */
  binsemaModbusMasterHandle = osSemaphoreNew(1, 1, &binsemaModbusMaster_attributes);
 8000814:	4a14      	ldr	r2, [pc, #80]	@ (8000868 <MX_FREERTOS_Init+0x58>)
 8000816:	2101      	movs	r1, #1
 8000818:	2001      	movs	r0, #1
 800081a:	f006 fc7f 	bl	800711c <osSemaphoreNew>
 800081e:	4603      	mov	r3, r0
 8000820:	4a12      	ldr	r2, [pc, #72]	@ (800086c <MX_FREERTOS_Init+0x5c>)
 8000822:	6013      	str	r3, [r2, #0]

  /* creation of binsemaModbusSlave */
  binsemaModbusSlaveHandle = osSemaphoreNew(1, 1, &binsemaModbusSlave_attributes);
 8000824:	4a12      	ldr	r2, [pc, #72]	@ (8000870 <MX_FREERTOS_Init+0x60>)
 8000826:	2101      	movs	r1, #1
 8000828:	2001      	movs	r0, #1
 800082a:	f006 fc77 	bl	800711c <osSemaphoreNew>
 800082e:	4603      	mov	r3, r0
 8000830:	4a10      	ldr	r2, [pc, #64]	@ (8000874 <MX_FREERTOS_Init+0x64>)
 8000832:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000834:	4a10      	ldr	r2, [pc, #64]	@ (8000878 <MX_FREERTOS_Init+0x68>)
 8000836:	2100      	movs	r1, #0
 8000838:	4810      	ldr	r0, [pc, #64]	@ (800087c <MX_FREERTOS_Init+0x6c>)
 800083a:	f006 fbb7 	bl	8006fac <osThreadNew>
 800083e:	4603      	mov	r3, r0
 8000840:	4a0f      	ldr	r2, [pc, #60]	@ (8000880 <MX_FREERTOS_Init+0x70>)
 8000842:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryTask */
  readBatteryTaskHandle = osThreadNew(StartReadBatteryTask, NULL, &readBatteryTask_attributes);
 8000844:	4a0f      	ldr	r2, [pc, #60]	@ (8000884 <MX_FREERTOS_Init+0x74>)
 8000846:	2100      	movs	r1, #0
 8000848:	480f      	ldr	r0, [pc, #60]	@ (8000888 <MX_FREERTOS_Init+0x78>)
 800084a:	f006 fbaf 	bl	8006fac <osThreadNew>
 800084e:	4603      	mov	r3, r0
 8000850:	4a0e      	ldr	r2, [pc, #56]	@ (800088c <MX_FREERTOS_Init+0x7c>)
 8000852:	6013      	str	r3, [r2, #0]

  /* creation of commTask */
  commTaskHandle = osThreadNew(StartCommTask, NULL, &commTask_attributes);
 8000854:	4a0e      	ldr	r2, [pc, #56]	@ (8000890 <MX_FREERTOS_Init+0x80>)
 8000856:	2100      	movs	r1, #0
 8000858:	480e      	ldr	r0, [pc, #56]	@ (8000894 <MX_FREERTOS_Init+0x84>)
 800085a:	f006 fba7 	bl	8006fac <osThreadNew>
 800085e:	4603      	mov	r3, r0
 8000860:	4a0d      	ldr	r2, [pc, #52]	@ (8000898 <MX_FREERTOS_Init+0x88>)
 8000862:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	0800ada8 	.word	0x0800ada8
 800086c:	20000460 	.word	0x20000460
 8000870:	0800adb8 	.word	0x0800adb8
 8000874:	20000464 	.word	0x20000464
 8000878:	0800ad3c 	.word	0x0800ad3c
 800087c:	0800089d 	.word	0x0800089d
 8000880:	20000454 	.word	0x20000454
 8000884:	0800ad60 	.word	0x0800ad60
 8000888:	08000a69 	.word	0x08000a69
 800088c:	20000458 	.word	0x20000458
 8000890:	0800ad84 	.word	0x0800ad84
 8000894:	08000b15 	.word	0x08000b15
 8000898:	2000045c 	.word	0x2000045c

0800089c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	/* Master initialization */
	osSemaphoreAcquire(binsemaModbusMasterHandle, 0);
 80008a4:	4b65      	ldr	r3, [pc, #404]	@ (8000a3c <StartDefaultTask+0x1a0>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f006 fcc0 	bl	8007230 <osSemaphoreAcquire>
	osSemaphoreAcquire(binsemaModbusSlaveHandle, 0);
 80008b0:	4b63      	ldr	r3, [pc, #396]	@ (8000a40 <StartDefaultTask+0x1a4>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f006 fcba 	bl	8007230 <osSemaphoreAcquire>

	device.modbus_address = ReadModbusAddress();
 80008bc:	f7ff ff60 	bl	8000780 <ReadModbusAddress>
 80008c0:	4603      	mov	r3, r0
 80008c2:	461a      	mov	r2, r3
 80008c4:	4b5f      	ldr	r3, [pc, #380]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008c6:	721a      	strb	r2, [r3, #8]
	device.modbus_address = 0;	// for test
 80008c8:	4b5e      	ldr	r3, [pc, #376]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	721a      	strb	r2, [r3, #8]
	hsmTimerInit();
 80008ce:	f004 fd25 	bl	800531c <hsmTimerInit>
	default_parameter_init(&device);
 80008d2:	485c      	ldr	r0, [pc, #368]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008d4:	f7ff fc3c 	bl	8000150 <default_parameter_init>
	app_states_hsm_init(&device);
 80008d8:	485a      	ldr	r0, [pc, #360]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008da:	f7ff fceb 	bl	80002b4 <app_states_hsm_init>
	if(!device.modbus_address) {
 80008de:	4b59      	ldr	r3, [pc, #356]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008e0:	7a1b      	ldrb	r3, [r3, #8]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d123      	bne.n	800092e <StartDefaultTask+0x92>
		uint8_t old_modbus_address = device.modbus_address;
 80008e6:	4b57      	ldr	r3, [pc, #348]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008e8:	7a1b      	ldrb	r3, [r3, #8]
 80008ea:	73fb      	strb	r3, [r7, #15]
		while(1) {
			device.modbus_address = ReadModbusAddress();
 80008ec:	f7ff ff48 	bl	8000780 <ReadModbusAddress>
 80008f0:	4603      	mov	r3, r0
 80008f2:	461a      	mov	r2, r3
 80008f4:	4b53      	ldr	r3, [pc, #332]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008f6:	721a      	strb	r2, [r3, #8]
			if(device.modbus_address == 0) {
 80008f8:	4b52      	ldr	r3, [pc, #328]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80008fa:	7a1b      	ldrb	r3, [r3, #8]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d105      	bne.n	800090c <StartDefaultTask+0x70>
				HSM_Run((HSM *)&device, HSME_SET_INVALID_BAUD, 0);
 8000900:	2200      	movs	r2, #0
 8000902:	2102      	movs	r1, #2
 8000904:	484f      	ldr	r0, [pc, #316]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000906:	f004 fa9c 	bl	8004e42 <HSM_Run>
 800090a:	e00c      	b.n	8000926 <StartDefaultTask+0x8a>
			} else {
				if(device.modbus_address != old_modbus_address) {
 800090c:	4b4d      	ldr	r3, [pc, #308]	@ (8000a44 <StartDefaultTask+0x1a8>)
 800090e:	7a1b      	ldrb	r3, [r3, #8]
 8000910:	7bfa      	ldrb	r2, [r7, #15]
 8000912:	429a      	cmp	r2, r3
 8000914:	d007      	beq.n	8000926 <StartDefaultTask+0x8a>
					old_modbus_address = device.modbus_address;
 8000916:	4b4b      	ldr	r3, [pc, #300]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000918:	7a1b      	ldrb	r3, [r3, #8]
 800091a:	73fb      	strb	r3, [r7, #15]
					HSM_Run((HSM *)&device, HSME_SET_BAUD_CHANGE_VALUE, 0);
 800091c:	2200      	movs	r2, #0
 800091e:	2103      	movs	r1, #3
 8000920:	4848      	ldr	r0, [pc, #288]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000922:	f004 fa8e 	bl	8004e42 <HSM_Run>
				}
			}
			osDelay(10);
 8000926:	200a      	movs	r0, #10
 8000928:	f006 fbdd 	bl	80070e6 <osDelay>
			device.modbus_address = ReadModbusAddress();
 800092c:	e7de      	b.n	80008ec <StartDefaultTask+0x50>
		}
	} else {


		device.handlerModbusMaster.uModbusType = MB_MASTER;
 800092e:	4b45      	ldr	r3, [pc, #276]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000930:	2204      	movs	r2, #4
 8000932:	731a      	strb	r2, [r3, #12]
		device.handlerModbusMaster.port =  &MB_BAT_UART;
 8000934:	4b43      	ldr	r3, [pc, #268]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000936:	4a44      	ldr	r2, [pc, #272]	@ (8000a48 <StartDefaultTask+0x1ac>)
 8000938:	611a      	str	r2, [r3, #16]
		device.handlerModbusMaster.u8id = 0; // For master it must be 0
 800093a:	4b42      	ldr	r3, [pc, #264]	@ (8000a44 <StartDefaultTask+0x1a8>)
 800093c:	2200      	movs	r2, #0
 800093e:	751a      	strb	r2, [r3, #20]
		device.handlerModbusMaster.u16timeOut = 1000;
 8000940:	4b40      	ldr	r3, [pc, #256]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000942:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000946:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
		device.handlerModbusMaster.EN_Port = MB_BAT_PORT;
 800094a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a44 <StartDefaultTask+0x1a8>)
 800094c:	4a3f      	ldr	r2, [pc, #252]	@ (8000a4c <StartDefaultTask+0x1b0>)
 800094e:	619a      	str	r2, [r3, #24]
		device.handlerModbusMaster.EN_Pin = MB_BAT_PIN;
 8000950:	4b3c      	ldr	r3, [pc, #240]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000952:	2210      	movs	r2, #16
 8000954:	839a      	strh	r2, [r3, #28]
		device.handlerModbusMaster.u16regs = device.dataModbusMaster;
 8000956:	4b3b      	ldr	r3, [pc, #236]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000958:	4a3d      	ldr	r2, [pc, #244]	@ (8000a50 <StartDefaultTask+0x1b4>)
 800095a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		device.handlerModbusMaster.u16regsize= sizeof(device.dataModbusMaster)/sizeof(device.dataModbusMaster[0]);
 800095e:	4b39      	ldr	r3, [pc, #228]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000960:	2233      	movs	r2, #51	@ 0x33
 8000962:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
		device.handlerModbusMaster.xTypeHW = USART_HW_DMA;
 8000966:	4b37      	ldr	r3, [pc, #220]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000968:	2204      	movs	r2, #4
 800096a:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

		/* Slave initialization */
		UART_ReconfigureByCode(&MB_COM_UART, device.storage.baudrate);
 800096e:	4b35      	ldr	r3, [pc, #212]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000970:	f893 3380 	ldrb.w	r3, [r3, #896]	@ 0x380
 8000974:	4619      	mov	r1, r3
 8000976:	4837      	ldr	r0, [pc, #220]	@ (8000a54 <StartDefaultTask+0x1b8>)
 8000978:	f7ff fc82 	bl	8000280 <UART_ReconfigureByCode>
		device.handlerModbusSlave.uModbusType = MB_SLAVE;
 800097c:	4b31      	ldr	r3, [pc, #196]	@ (8000a44 <StartDefaultTask+0x1a8>)
 800097e:	2203      	movs	r2, #3
 8000980:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
		device.handlerModbusSlave.port =  &MB_COM_UART;
 8000984:	4b2f      	ldr	r3, [pc, #188]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000986:	4a33      	ldr	r2, [pc, #204]	@ (8000a54 <StartDefaultTask+0x1b8>)
 8000988:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
		device.handlerModbusSlave.u8id = device.modbus_address;
 800098c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a44 <StartDefaultTask+0x1a8>)
 800098e:	7a1a      	ldrb	r2, [r3, #8]
 8000990:	4b2c      	ldr	r3, [pc, #176]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000992:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
		device.handlerModbusSlave.u16timeOut = 1000;
 8000996:	4b2b      	ldr	r3, [pc, #172]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000998:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800099c:	f8a3 226e 	strh.w	r2, [r3, #622]	@ 0x26e
		device.handlerModbusSlave.EN_Port = MB_COM_PORT;
 80009a0:	4b28      	ldr	r3, [pc, #160]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80009a2:	4a2d      	ldr	r2, [pc, #180]	@ (8000a58 <StartDefaultTask+0x1bc>)
 80009a4:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		device.handlerModbusSlave.EN_Pin = MB_COM_PIN;
 80009a8:	4b26      	ldr	r3, [pc, #152]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80009aa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80009ae:	f8a3 21dc 	strh.w	r2, [r3, #476]	@ 0x1dc
		device.handlerModbusSlave.u16regs = device.dataModbusSlave;
 80009b2:	4b24      	ldr	r3, [pc, #144]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80009b4:	4a29      	ldr	r2, [pc, #164]	@ (8000a5c <StartDefaultTask+0x1c0>)
 80009b6:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
		device.handlerModbusSlave.u16regsize= sizeof(device.dataModbusSlave)/sizeof(device.dataModbusSlave[0]);
 80009ba:	4b22      	ldr	r3, [pc, #136]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80009bc:	2236      	movs	r2, #54	@ 0x36
 80009be:	f8a3 2270 	strh.w	r2, [r3, #624]	@ 0x270

		//Initialize Modbus library
		device.handlerModbusSlave.xTypeHW = USART_HW_DMA;
 80009c2:	4b20      	ldr	r3, [pc, #128]	@ (8000a44 <StartDefaultTask+0x1a8>)
 80009c4:	2204      	movs	r2, #4
 80009c6:	f883 2310 	strb.w	r2, [r3, #784]	@ 0x310

		ModbusInit(&device.handlerModbusMaster);
 80009ca:	4825      	ldr	r0, [pc, #148]	@ (8000a60 <StartDefaultTask+0x1c4>)
 80009cc:	f004 fd76 	bl	80054bc <ModbusInit>
		ModbusStart(&device.handlerModbusMaster);
 80009d0:	4823      	ldr	r0, [pc, #140]	@ (8000a60 <StartDefaultTask+0x1c4>)
 80009d2:	f004 fe1b 	bl	800560c <ModbusStart>

		ModbusInit(&device.handlerModbusSlave);
 80009d6:	4823      	ldr	r0, [pc, #140]	@ (8000a64 <StartDefaultTask+0x1c8>)
 80009d8:	f004 fd70 	bl	80054bc <ModbusInit>
		ModbusStart(&device.handlerModbusSlave);
 80009dc:	4821      	ldr	r0, [pc, #132]	@ (8000a64 <StartDefaultTask+0x1c8>)
 80009de:	f004 fe15 	bl	800560c <ModbusStart>

		osSemaphoreRelease(binsemaModbusMasterHandle);
 80009e2:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <StartDefaultTask+0x1a0>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f006 fc74 	bl	80072d4 <osSemaphoreRelease>
		osSemaphoreRelease(binsemaModbusSlaveHandle);
 80009ec:	4b14      	ldr	r3, [pc, #80]	@ (8000a40 <StartDefaultTask+0x1a4>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f006 fc6f 	bl	80072d4 <osSemaphoreRelease>
	}

  for(;;)
  {
	  // Check Limit Switch
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 80009f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009fa:	4817      	ldr	r0, [pc, #92]	@ (8000a58 <StartDefaultTask+0x1bc>)
 80009fc:	f001 fdbc 	bl	8002578 <HAL_GPIO_ReadPin>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d007      	beq.n	8000a16 <StartDefaultTask+0x17a>
			  || HAL_GPIO_ReadPin(LIMIT_SWITCH1_GPIO_Port, LIMIT_SWITCH1_Pin) == (GPIO_PinState)LS_ACTIVE ) {
 8000a06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a0a:	4813      	ldr	r0, [pc, #76]	@ (8000a58 <StartDefaultTask+0x1bc>)
 8000a0c:	f001 fdb4 	bl	8002578 <HAL_GPIO_ReadPin>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d105      	bne.n	8000a22 <StartDefaultTask+0x186>

		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_ACTIVE, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2104      	movs	r1, #4
 8000a1a:	480a      	ldr	r0, [pc, #40]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000a1c:	f004 fa11 	bl	8004e42 <HSM_Run>
 8000a20:	e008      	b.n	8000a34 <StartDefaultTask+0x198>
	  } else {
		  device.dataModbusSlave[BAT_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000a22:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_PASSTIVE, 0);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2105      	movs	r1, #5
 8000a2e:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <StartDefaultTask+0x1a8>)
 8000a30:	f004 fa07 	bl	8004e42 <HSM_Run>
	  }
	  osDelay(10);
 8000a34:	200a      	movs	r0, #10
 8000a36:	f006 fb56 	bl	80070e6 <osDelay>
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000a3a:	e7dc      	b.n	80009f6 <StartDefaultTask+0x15a>
 8000a3c:	20000460 	.word	0x20000460
 8000a40:	20000464 	.word	0x20000464
 8000a44:	200000d0 	.word	0x200000d0
 8000a48:	200004fc 	.word	0x200004fc
 8000a4c:	40010800 	.word	0x40010800
 8000a50:	20000224 	.word	0x20000224
 8000a54:	20000544 	.word	0x20000544
 8000a58:	40010c00 	.word	0x40010c00
 8000a5c:	200003e4 	.word	0x200003e4
 8000a60:	200000dc 	.word	0x200000dc
 8000a64:	2000029c 	.word	0x2000029c

08000a68 <StartReadBatteryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadBatteryTask */
void StartReadBatteryTask(void *argument)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af02      	add	r7, sp, #8
 8000a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBatteryTask */
  /* Infinite loop */
  uint32_t u32NotificationValue;
  static uint16_t timeout_count = 0;
  osSemaphoreAcquire(binsemaModbusMasterHandle, osWaitForever);
 8000a70:	4b23      	ldr	r3, [pc, #140]	@ (8000b00 <StartReadBatteryTask+0x98>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f04f 31ff 	mov.w	r1, #4294967295
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f006 fbd9 	bl	8007230 <osSemaphoreAcquire>

  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8id = 0x10; // slave address
 8000a7e:	4b21      	ldr	r3, [pc, #132]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000a80:	2210      	movs	r2, #16
 8000a82:	f883 21bc 	strb.w	r2, [r3, #444]	@ 0x1bc
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8fct = 0x03; // function code (this one is registers read)
 8000a86:	4b1f      	ldr	r3, [pc, #124]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000a88:	2203      	movs	r2, #3
 8000a8a:	f883 21bd 	strb.w	r2, [r3, #445]	@ 0x1bd
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16RegAdd = 0x00; // start address in slave
 8000a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	f8a3 21be 	strh.w	r2, [r3, #446]	@ 0x1be
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16CoilsNo = TOTAL_BAT_REGISTERS; // number of elements (coils or registers) to read
 8000a96:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000a98:	2233      	movs	r2, #51	@ 0x33
 8000a9a:	f8a3 21c0 	strh.w	r2, [r3, #448]	@ 0x1c0
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16reg = device.dataModbusMaster; // pointer to a memory array
 8000a9e:	4b19      	ldr	r3, [pc, #100]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000aa0:	4a19      	ldr	r2, [pc, #100]	@ (8000b08 <StartReadBatteryTask+0xa0>)
 8000aa2:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
  for(;;)
  {
	ModbusQuery(&device.handlerModbusMaster, device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA]);
 8000aa6:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000aa8:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000aac:	9200      	str	r2, [sp, #0]
 8000aae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000ab2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ab4:	4815      	ldr	r0, [pc, #84]	@ (8000b0c <StartReadBatteryTask+0xa4>)
 8000ab6:	f004 ffa9 	bl	8005a0c <ModbusQuery>
	u32NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000aba:	f04f 31ff 	mov.w	r1, #4294967295
 8000abe:	2001      	movs	r0, #1
 8000ac0:	f008 fdce 	bl	8009660 <ulTaskNotifyTake>
 8000ac4:	60f8      	str	r0, [r7, #12]
	if(u32NotificationValue != OP_OK_QUERY) {
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	2b14      	cmp	r3, #20
 8000aca:	d003      	beq.n	8000ad4 <StartReadBatteryTask+0x6c>
		timeout_count = 0;
 8000acc:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <StartReadBatteryTask+0xa8>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	801a      	strh	r2, [r3, #0]
 8000ad2:	e011      	b.n	8000af8 <StartReadBatteryTask+0x90>
	} else {
		if(++timeout_count >= 5) {
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <StartReadBatteryTask+0xa8>)
 8000ad6:	881b      	ldrh	r3, [r3, #0]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	b29a      	uxth	r2, r3
 8000adc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <StartReadBatteryTask+0xa8>)
 8000ade:	801a      	strh	r2, [r3, #0]
 8000ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b10 <StartReadBatteryTask+0xa8>)
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	2b04      	cmp	r3, #4
 8000ae6:	d907      	bls.n	8000af8 <StartReadBatteryTask+0x90>
			timeout_count = 5;
 8000ae8:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <StartReadBatteryTask+0xa8>)
 8000aea:	2205      	movs	r2, #5
 8000aec:	801a      	strh	r2, [r3, #0]
			HSM_Run((HSM *)&device, HSME_BAT_TIMEOUT, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2106      	movs	r1, #6
 8000af2:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <StartReadBatteryTask+0x9c>)
 8000af4:	f004 f9a5 	bl	8004e42 <HSM_Run>
		}
	}
    osDelay(100);
 8000af8:	2064      	movs	r0, #100	@ 0x64
 8000afa:	f006 faf4 	bl	80070e6 <osDelay>
	ModbusQuery(&device.handlerModbusMaster, device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA]);
 8000afe:	e7d2      	b.n	8000aa6 <StartReadBatteryTask+0x3e>
 8000b00:	20000460 	.word	0x20000460
 8000b04:	200000d0 	.word	0x200000d0
 8000b08:	20000224 	.word	0x20000224
 8000b0c:	200000dc 	.word	0x200000dc
 8000b10:	20000468 	.word	0x20000468

08000b14 <StartCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommTask */
void StartCommTask(void *argument)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
  /* Infinite loop */
  osSemaphoreAcquire(binsemaModbusSlaveHandle, osWaitForever);
 8000b1c:	4b10      	ldr	r3, [pc, #64]	@ (8000b60 <StartCommTask+0x4c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f04f 31ff 	mov.w	r1, #4294967295
 8000b24:	4618      	mov	r0, r3
 8000b26:	f006 fb83 	bl	8007230 <osSemaphoreAcquire>
  for(;;)
  {
	xSemaphoreTake(device.handlerModbusSlave.ModBusSphrHandle , portMAX_DELAY);
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b64 <StartCommTask+0x50>)
 8000b2c:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8000b30:	f04f 31ff 	mov.w	r1, #4294967295
 8000b34:	4618      	mov	r0, r3
 8000b36:	f007 fa2d 	bl	8007f94 <xQueueSemaphoreTake>
	HSM_Run((HSM *)&device, HSME_COMM_RECEIVED_OK, 0);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2107      	movs	r1, #7
 8000b3e:	4809      	ldr	r0, [pc, #36]	@ (8000b64 <StartCommTask+0x50>)
 8000b40:	f004 f97f 	bl	8004e42 <HSM_Run>
	xSemaphoreGive(device.handlerModbusSlave.ModBusSphrHandle);
 8000b44:	4b07      	ldr	r3, [pc, #28]	@ (8000b64 <StartCommTask+0x50>)
 8000b46:	f8d3 0288 	ldr.w	r0, [r3, #648]	@ 0x288
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2100      	movs	r1, #0
 8000b50:	f006 ff0e 	bl	8007970 <xQueueGenericSend>
	osDelay(100);
 8000b54:	2064      	movs	r0, #100	@ 0x64
 8000b56:	f006 fac6 	bl	80070e6 <osDelay>
	xSemaphoreTake(device.handlerModbusSlave.ModBusSphrHandle , portMAX_DELAY);
 8000b5a:	bf00      	nop
 8000b5c:	e7e5      	b.n	8000b2a <StartCommTask+0x16>
 8000b5e:	bf00      	nop
 8000b60:	20000464 	.word	0x20000464
 8000b64:	200000d0 	.word	0x200000d0

08000b68 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6e:	f107 0310 	add.w	r3, r7, #16
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b7c:	4b34      	ldr	r3, [pc, #208]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a33      	ldr	r2, [pc, #204]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000b82:	f043 0320 	orr.w	r3, r3, #32
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b31      	ldr	r3, [pc, #196]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0320 	and.w	r3, r3, #32
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	4b2e      	ldr	r3, [pc, #184]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a2d      	ldr	r2, [pc, #180]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bac:	4b28      	ldr	r3, [pc, #160]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a27      	ldr	r2, [pc, #156]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000bb2:	f043 0308 	orr.w	r3, r3, #8
 8000bb6:	6193      	str	r3, [r2, #24]
 8000bb8:	4b25      	ldr	r3, [pc, #148]	@ (8000c50 <MX_GPIO_Init+0xe8>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	f003 0308 	and.w	r3, r3, #8
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f44f 61a2 	mov.w	r1, #1296	@ 0x510
 8000bca:	4822      	ldr	r0, [pc, #136]	@ (8000c54 <MX_GPIO_Init+0xec>)
 8000bcc:	f001 fceb 	bl	80025a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f44f 5187 	mov.w	r1, #4320	@ 0x10e0
 8000bd6:	4820      	ldr	r0, [pc, #128]	@ (8000c58 <MX_GPIO_Init+0xf0>)
 8000bd8:	f001 fce5 	bl	80025a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS4851_TXEN_Pin CHARGE_CTRL_Pin EMERGENCY_Pin */
  GPIO_InitStruct.Pin = RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin;
 8000bdc:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be2:	2301      	movs	r3, #1
 8000be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be6:	2301      	movs	r3, #1
 8000be8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2302      	movs	r3, #2
 8000bec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bee:	f107 0310 	add.w	r3, r7, #16
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4817      	ldr	r0, [pc, #92]	@ (8000c54 <MX_GPIO_Init+0xec>)
 8000bf6:	f001 fa7f 	bl	80020f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RD_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = RD_VOLTAGE_Pin;
 8000bfa:	2340      	movs	r3, #64	@ 0x40
 8000bfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RD_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8000c02:	f107 0310 	add.w	r3, r7, #16
 8000c06:	4619      	mov	r1, r3
 8000c08:	4812      	ldr	r0, [pc, #72]	@ (8000c54 <MX_GPIO_Init+0xec>)
 8000c0a:	f001 fa75 	bl	80020f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR4_Pin ADDR3_Pin ADDR2_Pin ADDR1_Pin
                           ADDR0_Pin LIMIT_SWITCH0_Pin LIMIT_SWITCH1_Pin */
  GPIO_InitStruct.Pin = ADDR4_Pin|ADDR3_Pin|ADDR2_Pin|ADDR1_Pin
 8000c0e:	f240 331f 	movw	r3, #799	@ 0x31f
 8000c12:	613b      	str	r3, [r7, #16]
                          |ADDR0_Pin|LIMIT_SWITCH0_Pin|LIMIT_SWITCH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1c:	f107 0310 	add.w	r3, r7, #16
 8000c20:	4619      	mov	r1, r3
 8000c22:	480d      	ldr	r0, [pc, #52]	@ (8000c58 <MX_GPIO_Init+0xf0>)
 8000c24:	f001 fa68 	bl	80020f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS4852_TXEN_Pin LED_STT_Pin LED_RUN_Pin LED_FAULT_Pin */
  GPIO_InitStruct.Pin = RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin;
 8000c28:	f44f 5387 	mov.w	r3, #4320	@ 0x10e0
 8000c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c32:	2301      	movs	r3, #1
 8000c34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2302      	movs	r3, #2
 8000c38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <MX_GPIO_Init+0xf0>)
 8000c42:	f001 fa59 	bl	80020f8 <HAL_GPIO_Init>

}
 8000c46:	bf00      	nop
 8000c48:	3720      	adds	r7, #32
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40021000 	.word	0x40021000
 8000c54:	40010800 	.word	0x40010800
 8000c58:	40010c00 	.word	0x40010c00

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c60:	f000 fc08 	bl	8001474 <HAL_Init>
  /* USER CODE BEGIN Init */
//  DWT_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c64:	f000 f812 	bl	8000c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c68:	f7ff ff7e 	bl	8000b68 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6c:	f7ff fd52 	bl	8000714 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000c70:	f000 f9fa 	bl	8001068 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000c74:	f000 fa22 	bl	80010bc <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000c78:	f000 f986 	bl	8000f88 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000c7c:	f006 f94e 	bl	8006f1c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000c80:	f7ff fdc6 	bl	8000810 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000c84:	f006 f96c 	bl	8006f60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <main+0x2c>

08000c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b090      	sub	sp, #64	@ 0x40
 8000c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c92:	f107 0318 	add.w	r3, r7, #24
 8000c96:	2228      	movs	r2, #40	@ 0x28
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f009 febc 	bl	800aa18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
 8000caa:	60da      	str	r2, [r3, #12]
 8000cac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cb2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cca:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd0:	f107 0318 	add.w	r3, r7, #24
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f001 fc97 	bl	8002608 <HAL_RCC_OscConfig>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ce0:	f000 f832 	bl	8000d48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2102      	movs	r1, #2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f001 ff04 	bl	8002b0c <HAL_RCC_ClockConfig>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d0a:	f000 f81d 	bl	8000d48 <Error_Handler>
  }
}
 8000d0e:	bf00      	nop
 8000d10:	3740      	adds	r7, #64	@ 0x40
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	@ (8000d44 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d101      	bne.n	8000d2e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000d2a:	f000 fbb9 	bl	80014a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == HSM_TIM) {
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d36:	d101      	bne.n	8000d3c <HAL_TIM_PeriodElapsedCallback+0x24>
	  HSM_TIM_IRQHandler();
 8000d38:	f004 fa5c 	bl	80051f4 <HSM_TIM_IRQHandler>
  }
  /* USER CODE END Callback 1 */
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40012c00 	.word	0x40012c00

08000d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4c:	b672      	cpsid	i
}
 8000d4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <Error_Handler+0x8>

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d5a:	4b18      	ldr	r3, [pc, #96]	@ (8000dbc <HAL_MspInit+0x68>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	4a17      	ldr	r2, [pc, #92]	@ (8000dbc <HAL_MspInit+0x68>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6193      	str	r3, [r2, #24]
 8000d66:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <HAL_MspInit+0x68>)
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <HAL_MspInit+0x68>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	4a11      	ldr	r2, [pc, #68]	@ (8000dbc <HAL_MspInit+0x68>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d7c:	61d3      	str	r3, [r2, #28]
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <HAL_MspInit+0x68>)
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	210f      	movs	r1, #15
 8000d8e:	f06f 0001 	mvn.w	r0, #1
 8000d92:	f000 fc7a 	bl	800168a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d96:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <HAL_MspInit+0x6c>)
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	4a04      	ldr	r2, [pc, #16]	@ (8000dc0 <HAL_MspInit+0x6c>)
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db2:	bf00      	nop
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40010000 	.word	0x40010000

08000dc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08c      	sub	sp, #48	@ 0x30
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dda:	4b2e      	ldr	r3, [pc, #184]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	4a2d      	ldr	r2, [pc, #180]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000de0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000de4:	6193      	str	r3, [r2, #24]
 8000de6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000de8:	699b      	ldr	r3, [r3, #24]
 8000dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000df2:	f107 020c 	add.w	r2, r7, #12
 8000df6:	f107 0310 	add.w	r3, r7, #16
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f001 fff5 	bl	8002dec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e02:	f001 ffdf 	bl	8002dc4 <HAL_RCC_GetPCLK2Freq>
 8000e06:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e0a:	4a23      	ldr	r2, [pc, #140]	@ (8000e98 <HAL_InitTick+0xd4>)
 8000e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e10:	0c9b      	lsrs	r3, r3, #18
 8000e12:	3b01      	subs	r3, #1
 8000e14:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e16:	4b21      	ldr	r3, [pc, #132]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e18:	4a21      	ldr	r2, [pc, #132]	@ (8000ea0 <HAL_InitTick+0xdc>)
 8000e1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e22:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e24:	4a1d      	ldr	r2, [pc, #116]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e28:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e30:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e36:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e3c:	4817      	ldr	r0, [pc, #92]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e3e:	f002 f823 	bl	8002e88 <HAL_TIM_Base_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d11b      	bne.n	8000e88 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e50:	4812      	ldr	r0, [pc, #72]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e52:	f002 f869 	bl	8002f28 <HAL_TIM_Base_Start_IT>
 8000e56:	4603      	mov	r3, r0
 8000e58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d111      	bne.n	8000e88 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000e64:	2019      	movs	r0, #25
 8000e66:	f000 fc2c 	bl	80016c2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2b0f      	cmp	r3, #15
 8000e6e:	d808      	bhi.n	8000e82 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000e70:	2200      	movs	r2, #0
 8000e72:	6879      	ldr	r1, [r7, #4]
 8000e74:	2019      	movs	r0, #25
 8000e76:	f000 fc08 	bl	800168a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <HAL_InitTick+0xe0>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e002      	b.n	8000e88 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3730      	adds	r7, #48	@ 0x30
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40021000 	.word	0x40021000
 8000e98:	431bde83 	.word	0x431bde83
 8000e9c:	2000046c 	.word	0x2000046c
 8000ea0:	40012c00 	.word	0x40012c00
 8000ea4:	2000001c 	.word	0x2000001c

08000ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <NMI_Handler+0x4>

08000eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <HardFault_Handler+0x4>

08000eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <MemManage_Handler+0x4>

08000ec0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr

08000edc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000ee0:	4802      	ldr	r0, [pc, #8]	@ (8000eec <DMA1_Channel2_IRQHandler+0x10>)
 8000ee2:	f000 fdd5 	bl	8001a90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000658 	.word	0x20000658

08000ef0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000ef4:	4802      	ldr	r0, [pc, #8]	@ (8000f00 <DMA1_Channel3_IRQHandler+0x10>)
 8000ef6:	f000 fdcb 	bl	8001a90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000614 	.word	0x20000614

08000f04 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <DMA1_Channel6_IRQHandler+0x10>)
 8000f0a:	f000 fdc1 	bl	8001a90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000058c 	.word	0x2000058c

08000f18 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000f1c:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <DMA1_Channel7_IRQHandler+0x10>)
 8000f1e:	f000 fdb7 	bl	8001a90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200005d0 	.word	0x200005d0

08000f2c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f30:	4802      	ldr	r0, [pc, #8]	@ (8000f3c <TIM1_UP_IRQHandler+0x10>)
 8000f32:	f002 f84b 	bl	8002fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2000046c 	.word	0x2000046c

08000f40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f44:	4802      	ldr	r0, [pc, #8]	@ (8000f50 <TIM2_IRQHandler+0x10>)
 8000f46:	f002 f841 	bl	8002fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200004b4 	.word	0x200004b4

08000f54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <USART2_IRQHandler+0x10>)
 8000f5a:	f002 fe5d 	bl	8003c18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200004fc 	.word	0x200004fc

08000f68 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000f6c:	4802      	ldr	r0, [pc, #8]	@ (8000f78 <USART3_IRQHandler+0x10>)
 8000f6e:	f002 fe53 	bl	8003c18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000544 	.word	0x20000544

08000f7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr

08000f88 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fa6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000faa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fae:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000fb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb4:	4b19      	ldr	r3, [pc, #100]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8000fba:	4b18      	ldr	r3, [pc, #96]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fbc:	2209      	movs	r2, #9
 8000fbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc0:	4b16      	ldr	r3, [pc, #88]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc6:	4b15      	ldr	r3, [pc, #84]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fcc:	4813      	ldr	r0, [pc, #76]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fce:	f001 ff5b 	bl	8002e88 <HAL_TIM_Base_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fd8:	f7ff feb6 	bl	8000d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fe2:	f107 0308 	add.w	r3, r7, #8
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	480c      	ldr	r0, [pc, #48]	@ (800101c <MX_TIM2_Init+0x94>)
 8000fea:	f002 f8df 	bl	80031ac <HAL_TIM_ConfigClockSource>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ff4:	f7ff fea8 	bl	8000d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001000:	463b      	mov	r3, r7
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	@ (800101c <MX_TIM2_Init+0x94>)
 8001006:	f002 fac1 	bl	800358c <HAL_TIMEx_MasterConfigSynchronization>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001010:	f7ff fe9a 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001014:	bf00      	nop
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200004b4 	.word	0x200004b4

08001020 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001030:	d113      	bne.n	800105a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001032:	4b0c      	ldr	r3, [pc, #48]	@ (8001064 <HAL_TIM_Base_MspInit+0x44>)
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	4a0b      	ldr	r2, [pc, #44]	@ (8001064 <HAL_TIM_Base_MspInit+0x44>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	61d3      	str	r3, [r2, #28]
 800103e:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <HAL_TIM_Base_MspInit+0x44>)
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2105      	movs	r1, #5
 800104e:	201c      	movs	r0, #28
 8001050:	f000 fb1b 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001054:	201c      	movs	r0, #28
 8001056:	f000 fb34 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000

08001068 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800106c:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 800106e:	4a12      	ldr	r2, [pc, #72]	@ (80010b8 <MX_USART2_UART_Init+0x50>)
 8001070:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001072:	4b10      	ldr	r3, [pc, #64]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 8001074:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001078:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800107a:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001086:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 800108e:	220c      	movs	r2, #12
 8001090:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001092:	4b08      	ldr	r3, [pc, #32]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 800109a:	2200      	movs	r2, #0
 800109c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800109e:	4805      	ldr	r0, [pc, #20]	@ (80010b4 <MX_USART2_UART_Init+0x4c>)
 80010a0:	f002 fae4 	bl	800366c <HAL_UART_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010aa:	f7ff fe4d 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	200004fc 	.word	0x200004fc
 80010b8:	40004400 	.word	0x40004400

080010bc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010c2:	4a12      	ldr	r2, [pc, #72]	@ (800110c <MX_USART3_UART_Init+0x50>)
 80010c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010c6:	4b10      	ldr	r3, [pc, #64]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010da:	4b0b      	ldr	r3, [pc, #44]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010e2:	220c      	movs	r2, #12
 80010e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010e6:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ec:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010f2:	4805      	ldr	r0, [pc, #20]	@ (8001108 <MX_USART3_UART_Init+0x4c>)
 80010f4:	f002 faba 	bl	800366c <HAL_UART_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80010fe:	f7ff fe23 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000544 	.word	0x20000544
 800110c:	40004800 	.word	0x40004800

08001110 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0318 	add.w	r3, r7, #24
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a8c      	ldr	r2, [pc, #560]	@ (800135c <HAL_UART_MspInit+0x24c>)
 800112c:	4293      	cmp	r3, r2
 800112e:	f040 8085 	bne.w	800123c <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001132:	4b8b      	ldr	r3, [pc, #556]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	4a8a      	ldr	r2, [pc, #552]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001138:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800113c:	61d3      	str	r3, [r2, #28]
 800113e:	4b88      	ldr	r3, [pc, #544]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001140:	69db      	ldr	r3, [r3, #28]
 8001142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	4b85      	ldr	r3, [pc, #532]	@ (8001360 <HAL_UART_MspInit+0x250>)
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	4a84      	ldr	r2, [pc, #528]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	6193      	str	r3, [r2, #24]
 8001156:	4b82      	ldr	r3, [pc, #520]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = RS4851_DI_Pin;
 8001162:	2304      	movs	r3, #4
 8001164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800116a:	2303      	movs	r3, #3
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4851_DI_GPIO_Port, &GPIO_InitStruct);
 800116e:	f107 0318 	add.w	r3, r7, #24
 8001172:	4619      	mov	r1, r3
 8001174:	487b      	ldr	r0, [pc, #492]	@ (8001364 <HAL_UART_MspInit+0x254>)
 8001176:	f000 ffbf 	bl	80020f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS4851_RO_Pin;
 800117a:	2308      	movs	r3, #8
 800117c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4851_RO_GPIO_Port, &GPIO_InitStruct);
 8001186:	f107 0318 	add.w	r3, r7, #24
 800118a:	4619      	mov	r1, r3
 800118c:	4875      	ldr	r0, [pc, #468]	@ (8001364 <HAL_UART_MspInit+0x254>)
 800118e:	f000 ffb3 	bl	80020f8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001192:	4b75      	ldr	r3, [pc, #468]	@ (8001368 <HAL_UART_MspInit+0x258>)
 8001194:	4a75      	ldr	r2, [pc, #468]	@ (800136c <HAL_UART_MspInit+0x25c>)
 8001196:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001198:	4b73      	ldr	r3, [pc, #460]	@ (8001368 <HAL_UART_MspInit+0x258>)
 800119a:	2200      	movs	r2, #0
 800119c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800119e:	4b72      	ldr	r3, [pc, #456]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011a4:	4b70      	ldr	r3, [pc, #448]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011a6:	2280      	movs	r2, #128	@ 0x80
 80011a8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011aa:	4b6f      	ldr	r3, [pc, #444]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011b0:	4b6d      	ldr	r3, [pc, #436]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80011b6:	4b6c      	ldr	r3, [pc, #432]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80011c2:	4869      	ldr	r0, [pc, #420]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011c4:	f000 fa9a 	bl	80016fc <HAL_DMA_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80011ce:	f7ff fdbb 	bl	8000d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a64      	ldr	r2, [pc, #400]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011d8:	4a63      	ldr	r2, [pc, #396]	@ (8001368 <HAL_UART_MspInit+0x258>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80011de:	4b64      	ldr	r3, [pc, #400]	@ (8001370 <HAL_UART_MspInit+0x260>)
 80011e0:	4a64      	ldr	r2, [pc, #400]	@ (8001374 <HAL_UART_MspInit+0x264>)
 80011e2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011e4:	4b62      	ldr	r3, [pc, #392]	@ (8001370 <HAL_UART_MspInit+0x260>)
 80011e6:	2210      	movs	r2, #16
 80011e8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ea:	4b61      	ldr	r3, [pc, #388]	@ (8001370 <HAL_UART_MspInit+0x260>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011f0:	4b5f      	ldr	r3, [pc, #380]	@ (8001370 <HAL_UART_MspInit+0x260>)
 80011f2:	2280      	movs	r2, #128	@ 0x80
 80011f4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001370 <HAL_UART_MspInit+0x260>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011fc:	4b5c      	ldr	r3, [pc, #368]	@ (8001370 <HAL_UART_MspInit+0x260>)
 80011fe:	2200      	movs	r2, #0
 8001200:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001202:	4b5b      	ldr	r3, [pc, #364]	@ (8001370 <HAL_UART_MspInit+0x260>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001208:	4b59      	ldr	r3, [pc, #356]	@ (8001370 <HAL_UART_MspInit+0x260>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800120e:	4858      	ldr	r0, [pc, #352]	@ (8001370 <HAL_UART_MspInit+0x260>)
 8001210:	f000 fa74 	bl	80016fc <HAL_DMA_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 800121a:	f7ff fd95 	bl	8000d48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a53      	ldr	r2, [pc, #332]	@ (8001370 <HAL_UART_MspInit+0x260>)
 8001222:	639a      	str	r2, [r3, #56]	@ 0x38
 8001224:	4a52      	ldr	r2, [pc, #328]	@ (8001370 <HAL_UART_MspInit+0x260>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2105      	movs	r1, #5
 800122e:	2026      	movs	r0, #38	@ 0x26
 8001230:	f000 fa2b 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001234:	2026      	movs	r0, #38	@ 0x26
 8001236:	f000 fa44 	bl	80016c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800123a:	e08b      	b.n	8001354 <HAL_UART_MspInit+0x244>
  else if(uartHandle->Instance==USART3)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a4d      	ldr	r2, [pc, #308]	@ (8001378 <HAL_UART_MspInit+0x268>)
 8001242:	4293      	cmp	r3, r2
 8001244:	f040 8086 	bne.w	8001354 <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001248:	4b45      	ldr	r3, [pc, #276]	@ (8001360 <HAL_UART_MspInit+0x250>)
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	4a44      	ldr	r2, [pc, #272]	@ (8001360 <HAL_UART_MspInit+0x250>)
 800124e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001252:	61d3      	str	r3, [r2, #28]
 8001254:	4b42      	ldr	r3, [pc, #264]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001256:	69db      	ldr	r3, [r3, #28]
 8001258:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001260:	4b3f      	ldr	r3, [pc, #252]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a3e      	ldr	r2, [pc, #248]	@ (8001360 <HAL_UART_MspInit+0x250>)
 8001266:	f043 0308 	orr.w	r3, r3, #8
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b3c      	ldr	r3, [pc, #240]	@ (8001360 <HAL_UART_MspInit+0x250>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f003 0308 	and.w	r3, r3, #8
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS4852_DI_Pin;
 8001278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800127c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127e:	2302      	movs	r3, #2
 8001280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001282:	2303      	movs	r3, #3
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4852_DI_GPIO_Port, &GPIO_InitStruct);
 8001286:	f107 0318 	add.w	r3, r7, #24
 800128a:	4619      	mov	r1, r3
 800128c:	483b      	ldr	r0, [pc, #236]	@ (800137c <HAL_UART_MspInit+0x26c>)
 800128e:	f000 ff33 	bl	80020f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS4852_RO_Pin;
 8001292:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4852_RO_GPIO_Port, &GPIO_InitStruct);
 80012a0:	f107 0318 	add.w	r3, r7, #24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4835      	ldr	r0, [pc, #212]	@ (800137c <HAL_UART_MspInit+0x26c>)
 80012a8:	f000 ff26 	bl	80020f8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80012ac:	4b34      	ldr	r3, [pc, #208]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012ae:	4a35      	ldr	r2, [pc, #212]	@ (8001384 <HAL_UART_MspInit+0x274>)
 80012b0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012b2:	4b33      	ldr	r3, [pc, #204]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012b8:	4b31      	ldr	r3, [pc, #196]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012be:	4b30      	ldr	r3, [pc, #192]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012c0:	2280      	movs	r2, #128	@ 0x80
 80012c2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80012d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012d8:	2200      	movs	r2, #0
 80012da:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80012dc:	4828      	ldr	r0, [pc, #160]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012de:	f000 fa0d 	bl	80016fc <HAL_DMA_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 80012e8:	f7ff fd2e 	bl	8000d48 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a24      	ldr	r2, [pc, #144]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012f2:	4a23      	ldr	r2, [pc, #140]	@ (8001380 <HAL_UART_MspInit+0x270>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80012f8:	4b23      	ldr	r3, [pc, #140]	@ (8001388 <HAL_UART_MspInit+0x278>)
 80012fa:	4a24      	ldr	r2, [pc, #144]	@ (800138c <HAL_UART_MspInit+0x27c>)
 80012fc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012fe:	4b22      	ldr	r3, [pc, #136]	@ (8001388 <HAL_UART_MspInit+0x278>)
 8001300:	2210      	movs	r2, #16
 8001302:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001304:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <HAL_UART_MspInit+0x278>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800130a:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <HAL_UART_MspInit+0x278>)
 800130c:	2280      	movs	r2, #128	@ 0x80
 800130e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001310:	4b1d      	ldr	r3, [pc, #116]	@ (8001388 <HAL_UART_MspInit+0x278>)
 8001312:	2200      	movs	r2, #0
 8001314:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001316:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <HAL_UART_MspInit+0x278>)
 8001318:	2200      	movs	r2, #0
 800131a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800131c:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <HAL_UART_MspInit+0x278>)
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001322:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <HAL_UART_MspInit+0x278>)
 8001324:	2200      	movs	r2, #0
 8001326:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001328:	4817      	ldr	r0, [pc, #92]	@ (8001388 <HAL_UART_MspInit+0x278>)
 800132a:	f000 f9e7 	bl	80016fc <HAL_DMA_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <HAL_UART_MspInit+0x228>
      Error_Handler();
 8001334:	f7ff fd08 	bl	8000d48 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a13      	ldr	r2, [pc, #76]	@ (8001388 <HAL_UART_MspInit+0x278>)
 800133c:	639a      	str	r2, [r3, #56]	@ 0x38
 800133e:	4a12      	ldr	r2, [pc, #72]	@ (8001388 <HAL_UART_MspInit+0x278>)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001344:	2200      	movs	r2, #0
 8001346:	2105      	movs	r1, #5
 8001348:	2027      	movs	r0, #39	@ 0x27
 800134a:	f000 f99e 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800134e:	2027      	movs	r0, #39	@ 0x27
 8001350:	f000 f9b7 	bl	80016c2 <HAL_NVIC_EnableIRQ>
}
 8001354:	bf00      	nop
 8001356:	3728      	adds	r7, #40	@ 0x28
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40004400 	.word	0x40004400
 8001360:	40021000 	.word	0x40021000
 8001364:	40010800 	.word	0x40010800
 8001368:	2000058c 	.word	0x2000058c
 800136c:	4002006c 	.word	0x4002006c
 8001370:	200005d0 	.word	0x200005d0
 8001374:	40020080 	.word	0x40020080
 8001378:	40004800 	.word	0x40004800
 800137c:	40010c00 	.word	0x40010c00
 8001380:	20000614 	.word	0x20000614
 8001384:	40020030 	.word	0x40020030
 8001388:	20000658 	.word	0x20000658
 800138c:	4002001c 	.word	0x4002001c

08001390 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a1d      	ldr	r2, [pc, #116]	@ (8001414 <HAL_UART_MspDeInit+0x84>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d117      	bne.n	80013d2 <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80013a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001418 <HAL_UART_MspDeInit+0x88>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001418 <HAL_UART_MspDeInit+0x88>)
 80013a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80013ac:	61d3      	str	r3, [r2, #28]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, RS4851_DI_Pin|RS4851_RO_Pin);
 80013ae:	210c      	movs	r1, #12
 80013b0:	481a      	ldr	r0, [pc, #104]	@ (800141c <HAL_UART_MspDeInit+0x8c>)
 80013b2:	f001 f825 	bl	8002400 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f9f8 	bl	80017b0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f9f3 	bl	80017b0 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80013ca:	2026      	movs	r0, #38	@ 0x26
 80013cc:	f000 f987 	bl	80016de <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 80013d0:	e01c      	b.n	800140c <HAL_UART_MspDeInit+0x7c>
  else if(uartHandle->Instance==USART3)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a12      	ldr	r2, [pc, #72]	@ (8001420 <HAL_UART_MspDeInit+0x90>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d117      	bne.n	800140c <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART3_CLK_DISABLE();
 80013dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <HAL_UART_MspDeInit+0x88>)
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001418 <HAL_UART_MspDeInit+0x88>)
 80013e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013e6:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, RS4852_DI_Pin|RS4852_RO_Pin);
 80013e8:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80013ec:	480d      	ldr	r0, [pc, #52]	@ (8001424 <HAL_UART_MspDeInit+0x94>)
 80013ee:	f001 f807 	bl	8002400 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 f9da 	bl	80017b0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001400:	4618      	mov	r0, r3
 8001402:	f000 f9d5 	bl	80017b0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8001406:	2027      	movs	r0, #39	@ 0x27
 8001408:	f000 f969 	bl	80016de <HAL_NVIC_DisableIRQ>
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40004400 	.word	0x40004400
 8001418:	40021000 	.word	0x40021000
 800141c:	40010800 	.word	0x40010800
 8001420:	40004800 	.word	0x40004800
 8001424:	40010c00 	.word	0x40010c00

08001428 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001428:	f7ff fda8 	bl	8000f7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800142c:	480b      	ldr	r0, [pc, #44]	@ (800145c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800142e:	490c      	ldr	r1, [pc, #48]	@ (8001460 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001430:	4a0c      	ldr	r2, [pc, #48]	@ (8001464 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001434:	e002      	b.n	800143c <LoopCopyDataInit>

08001436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143a:	3304      	adds	r3, #4

0800143c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800143c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800143e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001440:	d3f9      	bcc.n	8001436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001442:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001444:	4c09      	ldr	r4, [pc, #36]	@ (800146c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001448:	e001      	b.n	800144e <LoopFillZerobss>

0800144a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800144c:	3204      	adds	r2, #4

0800144e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800144e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001450:	d3fb      	bcc.n	800144a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001452:	f009 fb47 	bl	800aae4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001456:	f7ff fc01 	bl	8000c5c <main>
  bx lr
 800145a:	4770      	bx	lr
  ldr r0, =_sdata
 800145c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001460:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001464:	0800ae84 	.word	0x0800ae84
  ldr r2, =_sbss
 8001468:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800146c:	20003418 	.word	0x20003418

08001470 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001470:	e7fe      	b.n	8001470 <ADC1_2_IRQHandler>
	...

08001474 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001478:	4b08      	ldr	r3, [pc, #32]	@ (800149c <HAL_Init+0x28>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a07      	ldr	r2, [pc, #28]	@ (800149c <HAL_Init+0x28>)
 800147e:	f043 0310 	orr.w	r3, r3, #16
 8001482:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001484:	2003      	movs	r0, #3
 8001486:	f000 f8f5 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800148a:	200f      	movs	r0, #15
 800148c:	f7ff fc9a 	bl	8000dc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001490:	f7ff fc60 	bl	8000d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40022000 	.word	0x40022000

080014a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <HAL_IncTick+0x1c>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <HAL_IncTick+0x20>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	4a03      	ldr	r2, [pc, #12]	@ (80014c0 <HAL_IncTick+0x20>)
 80014b2:	6013      	str	r3, [r2, #0]
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	20000020 	.word	0x20000020
 80014c0:	2000069c 	.word	0x2000069c

080014c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return uwTick;
 80014c8:	4b02      	ldr	r3, [pc, #8]	@ (80014d4 <HAL_GetTick+0x10>)
 80014ca:	681b      	ldr	r3, [r3, #0]
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	2000069c 	.word	0x2000069c

080014d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <__NVIC_SetPriorityGrouping+0x44>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014f4:	4013      	ands	r3, r2
 80014f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001500:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001504:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800150a:	4a04      	ldr	r2, [pc, #16]	@ (800151c <__NVIC_SetPriorityGrouping+0x44>)
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	60d3      	str	r3, [r2, #12]
}
 8001510:	bf00      	nop
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001524:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <__NVIC_GetPriorityGrouping+0x18>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	0a1b      	lsrs	r3, r3, #8
 800152a:	f003 0307 	and.w	r3, r3, #7
}
 800152e:	4618      	mov	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	2b00      	cmp	r3, #0
 800154c:	db0b      	blt.n	8001566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	f003 021f 	and.w	r2, r3, #31
 8001554:	4906      	ldr	r1, [pc, #24]	@ (8001570 <__NVIC_EnableIRQ+0x34>)
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	095b      	lsrs	r3, r3, #5
 800155c:	2001      	movs	r0, #1
 800155e:	fa00 f202 	lsl.w	r2, r0, r2
 8001562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	e000e100 	.word	0xe000e100

08001574 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800157e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001582:	2b00      	cmp	r3, #0
 8001584:	db12      	blt.n	80015ac <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	f003 021f 	and.w	r2, r3, #31
 800158c:	490a      	ldr	r1, [pc, #40]	@ (80015b8 <__NVIC_DisableIRQ+0x44>)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	095b      	lsrs	r3, r3, #5
 8001594:	2001      	movs	r0, #1
 8001596:	fa00 f202 	lsl.w	r2, r0, r2
 800159a:	3320      	adds	r3, #32
 800159c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015a0:	f3bf 8f4f 	dsb	sy
}
 80015a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015a6:	f3bf 8f6f 	isb	sy
}
 80015aa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000e100 	.word	0xe000e100

080015bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	db0a      	blt.n	80015e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	490c      	ldr	r1, [pc, #48]	@ (8001608 <__NVIC_SetPriority+0x4c>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	440b      	add	r3, r1
 80015e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e4:	e00a      	b.n	80015fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4908      	ldr	r1, [pc, #32]	@ (800160c <__NVIC_SetPriority+0x50>)
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	3b04      	subs	r3, #4
 80015f4:	0112      	lsls	r2, r2, #4
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	440b      	add	r3, r1
 80015fa:	761a      	strb	r2, [r3, #24]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000e100 	.word	0xe000e100
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001610:	b480      	push	{r7}
 8001612:	b089      	sub	sp, #36	@ 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f1c3 0307 	rsb	r3, r3, #7
 800162a:	2b04      	cmp	r3, #4
 800162c:	bf28      	it	cs
 800162e:	2304      	movcs	r3, #4
 8001630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3304      	adds	r3, #4
 8001636:	2b06      	cmp	r3, #6
 8001638:	d902      	bls.n	8001640 <NVIC_EncodePriority+0x30>
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	3b03      	subs	r3, #3
 800163e:	e000      	b.n	8001642 <NVIC_EncodePriority+0x32>
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001644:	f04f 32ff 	mov.w	r2, #4294967295
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43da      	mvns	r2, r3
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	401a      	ands	r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001658:	f04f 31ff 	mov.w	r1, #4294967295
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	43d9      	mvns	r1, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001668:	4313      	orrs	r3, r2
         );
}
 800166a:	4618      	mov	r0, r3
 800166c:	3724      	adds	r7, #36	@ 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff2b 	bl	80014d8 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800169c:	f7ff ff40 	bl	8001520 <__NVIC_GetPriorityGrouping>
 80016a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	6978      	ldr	r0, [r7, #20]
 80016a8:	f7ff ffb2 	bl	8001610 <NVIC_EncodePriority>
 80016ac:	4602      	mov	r2, r0
 80016ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff ff81 	bl	80015bc <__NVIC_SetPriority>
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff33 	bl	800153c <__NVIC_EnableIRQ>
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	4603      	mov	r3, r0
 80016e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80016e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff ff41 	bl	8001574 <__NVIC_DisableIRQ>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e043      	b.n	800179a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	461a      	mov	r2, r3
 8001718:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <HAL_DMA_Init+0xa8>)
 800171a:	4413      	add	r3, r2
 800171c:	4a22      	ldr	r2, [pc, #136]	@ (80017a8 <HAL_DMA_Init+0xac>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	009a      	lsls	r2, r3, #2
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a1f      	ldr	r2, [pc, #124]	@ (80017ac <HAL_DMA_Init+0xb0>)
 800172e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001746:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800174a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001754:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001760:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800176c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	4313      	orrs	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	bffdfff8 	.word	0xbffdfff8
 80017a8:	cccccccd 	.word	0xcccccccd
 80017ac:	40020000 	.word	0x40020000

080017b0 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e046      	b.n	8001850 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f022 0201 	bic.w	r2, r2, #1
 80017d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b18      	ldr	r3, [pc, #96]	@ (800185c <HAL_DMA_DeInit+0xac>)
 80017fa:	4413      	add	r3, r2
 80017fc:	4a18      	ldr	r2, [pc, #96]	@ (8001860 <HAL_DMA_DeInit+0xb0>)
 80017fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	009a      	lsls	r2, r3, #2
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a15      	ldr	r2, [pc, #84]	@ (8001864 <HAL_DMA_DeInit+0xb4>)
 800180e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001818:	2101      	movs	r1, #1
 800181a:	fa01 f202 	lsl.w	r2, r1, r2
 800181e:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	bffdfff8 	.word	0xbffdfff8
 8001860:	cccccccd 	.word	0xcccccccd
 8001864:	40020000 	.word	0x40020000

08001868 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001876:	2300      	movs	r3, #0
 8001878:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d101      	bne.n	8001888 <HAL_DMA_Start_IT+0x20>
 8001884:	2302      	movs	r3, #2
 8001886:	e04b      	b.n	8001920 <HAL_DMA_Start_IT+0xb8>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b01      	cmp	r3, #1
 800189a:	d13a      	bne.n	8001912 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2202      	movs	r2, #2
 80018a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2200      	movs	r2, #0
 80018a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f022 0201 	bic.w	r2, r2, #1
 80018b8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	68b9      	ldr	r1, [r7, #8]
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f000 f9eb 	bl	8001c9c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d008      	beq.n	80018e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f042 020e 	orr.w	r2, r2, #14
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	e00f      	b.n	8001900 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 0204 	bic.w	r2, r2, #4
 80018ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f042 020a 	orr.w	r2, r2, #10
 80018fe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f042 0201 	orr.w	r2, r2, #1
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	e005      	b.n	800191e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2200      	movs	r2, #0
 8001916:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800191a:	2302      	movs	r3, #2
 800191c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800191e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001930:	2300      	movs	r3, #0
 8001932:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d008      	beq.n	8001952 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2204      	movs	r2, #4
 8001944:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e020      	b.n	8001994 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 020e 	bic.w	r2, r2, #14
 8001960:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 0201 	bic.w	r2, r2, #1
 8001970:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800197a:	2101      	movs	r1, #1
 800197c:	fa01 f202 	lsl.w	r2, r1, r2
 8001980:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001992:	7bfb      	ldrb	r3, [r7, #15]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr
	...

080019a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d005      	beq.n	80019c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2204      	movs	r2, #4
 80019bc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	73fb      	strb	r3, [r7, #15]
 80019c2:	e051      	b.n	8001a68 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 020e 	bic.w	r2, r2, #14
 80019d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 0201 	bic.w	r2, r2, #1
 80019e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a22      	ldr	r2, [pc, #136]	@ (8001a74 <HAL_DMA_Abort_IT+0xd4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d029      	beq.n	8001a42 <HAL_DMA_Abort_IT+0xa2>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a21      	ldr	r2, [pc, #132]	@ (8001a78 <HAL_DMA_Abort_IT+0xd8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d022      	beq.n	8001a3e <HAL_DMA_Abort_IT+0x9e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a1f      	ldr	r2, [pc, #124]	@ (8001a7c <HAL_DMA_Abort_IT+0xdc>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d01a      	beq.n	8001a38 <HAL_DMA_Abort_IT+0x98>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a1e      	ldr	r2, [pc, #120]	@ (8001a80 <HAL_DMA_Abort_IT+0xe0>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d012      	beq.n	8001a32 <HAL_DMA_Abort_IT+0x92>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a1c      	ldr	r2, [pc, #112]	@ (8001a84 <HAL_DMA_Abort_IT+0xe4>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d00a      	beq.n	8001a2c <HAL_DMA_Abort_IT+0x8c>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001a88 <HAL_DMA_Abort_IT+0xe8>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d102      	bne.n	8001a26 <HAL_DMA_Abort_IT+0x86>
 8001a20:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a24:	e00e      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a2a:	e00b      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a30:	e008      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a36:	e005      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a3c:	e002      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a3e:	2310      	movs	r3, #16
 8001a40:	e000      	b.n	8001a44 <HAL_DMA_Abort_IT+0xa4>
 8001a42:	2301      	movs	r3, #1
 8001a44:	4a11      	ldr	r2, [pc, #68]	@ (8001a8c <HAL_DMA_Abort_IT+0xec>)
 8001a46:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	4798      	blx	r3
    } 
  }
  return status;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40020008 	.word	0x40020008
 8001a78:	4002001c 	.word	0x4002001c
 8001a7c:	40020030 	.word	0x40020030
 8001a80:	40020044 	.word	0x40020044
 8001a84:	40020058 	.word	0x40020058
 8001a88:	4002006c 	.word	0x4002006c
 8001a8c:	40020000 	.word	0x40020000

08001a90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aac:	2204      	movs	r2, #4
 8001aae:	409a      	lsls	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d04f      	beq.n	8001b58 <HAL_DMA_IRQHandler+0xc8>
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d04a      	beq.n	8001b58 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0320 	and.w	r3, r3, #32
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d107      	bne.n	8001ae0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 0204 	bic.w	r2, r2, #4
 8001ade:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a66      	ldr	r2, [pc, #408]	@ (8001c80 <HAL_DMA_IRQHandler+0x1f0>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d029      	beq.n	8001b3e <HAL_DMA_IRQHandler+0xae>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a65      	ldr	r2, [pc, #404]	@ (8001c84 <HAL_DMA_IRQHandler+0x1f4>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d022      	beq.n	8001b3a <HAL_DMA_IRQHandler+0xaa>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a63      	ldr	r2, [pc, #396]	@ (8001c88 <HAL_DMA_IRQHandler+0x1f8>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d01a      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xa4>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a62      	ldr	r2, [pc, #392]	@ (8001c8c <HAL_DMA_IRQHandler+0x1fc>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d012      	beq.n	8001b2e <HAL_DMA_IRQHandler+0x9e>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a60      	ldr	r2, [pc, #384]	@ (8001c90 <HAL_DMA_IRQHandler+0x200>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d00a      	beq.n	8001b28 <HAL_DMA_IRQHandler+0x98>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a5f      	ldr	r2, [pc, #380]	@ (8001c94 <HAL_DMA_IRQHandler+0x204>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d102      	bne.n	8001b22 <HAL_DMA_IRQHandler+0x92>
 8001b1c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b20:	e00e      	b.n	8001b40 <HAL_DMA_IRQHandler+0xb0>
 8001b22:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001b26:	e00b      	b.n	8001b40 <HAL_DMA_IRQHandler+0xb0>
 8001b28:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001b2c:	e008      	b.n	8001b40 <HAL_DMA_IRQHandler+0xb0>
 8001b2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b32:	e005      	b.n	8001b40 <HAL_DMA_IRQHandler+0xb0>
 8001b34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b38:	e002      	b.n	8001b40 <HAL_DMA_IRQHandler+0xb0>
 8001b3a:	2340      	movs	r3, #64	@ 0x40
 8001b3c:	e000      	b.n	8001b40 <HAL_DMA_IRQHandler+0xb0>
 8001b3e:	2304      	movs	r3, #4
 8001b40:	4a55      	ldr	r2, [pc, #340]	@ (8001c98 <HAL_DMA_IRQHandler+0x208>)
 8001b42:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 8094 	beq.w	8001c76 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001b56:	e08e      	b.n	8001c76 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	409a      	lsls	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d056      	beq.n	8001c16 <HAL_DMA_IRQHandler+0x186>
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d051      	beq.n	8001c16 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10b      	bne.n	8001b98 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f022 020a 	bic.w	r2, r2, #10
 8001b8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a38      	ldr	r2, [pc, #224]	@ (8001c80 <HAL_DMA_IRQHandler+0x1f0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d029      	beq.n	8001bf6 <HAL_DMA_IRQHandler+0x166>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a37      	ldr	r2, [pc, #220]	@ (8001c84 <HAL_DMA_IRQHandler+0x1f4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d022      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x162>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a35      	ldr	r2, [pc, #212]	@ (8001c88 <HAL_DMA_IRQHandler+0x1f8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d01a      	beq.n	8001bec <HAL_DMA_IRQHandler+0x15c>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a34      	ldr	r2, [pc, #208]	@ (8001c8c <HAL_DMA_IRQHandler+0x1fc>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d012      	beq.n	8001be6 <HAL_DMA_IRQHandler+0x156>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a32      	ldr	r2, [pc, #200]	@ (8001c90 <HAL_DMA_IRQHandler+0x200>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d00a      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x150>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a31      	ldr	r2, [pc, #196]	@ (8001c94 <HAL_DMA_IRQHandler+0x204>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d102      	bne.n	8001bda <HAL_DMA_IRQHandler+0x14a>
 8001bd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001bd8:	e00e      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x168>
 8001bda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bde:	e00b      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x168>
 8001be0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001be4:	e008      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x168>
 8001be6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bea:	e005      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x168>
 8001bec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bf0:	e002      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x168>
 8001bf2:	2320      	movs	r3, #32
 8001bf4:	e000      	b.n	8001bf8 <HAL_DMA_IRQHandler+0x168>
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	4a27      	ldr	r2, [pc, #156]	@ (8001c98 <HAL_DMA_IRQHandler+0x208>)
 8001bfa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d034      	beq.n	8001c76 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001c14:	e02f      	b.n	8001c76 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	2208      	movs	r2, #8
 8001c1c:	409a      	lsls	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	4013      	ands	r3, r2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d028      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x1e8>
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d023      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 020e 	bic.w	r2, r2, #14
 8001c3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c48:	2101      	movs	r1, #1
 8001c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c4e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d004      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	4798      	blx	r3
    }
  }
  return;
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
}
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40020008 	.word	0x40020008
 8001c84:	4002001c 	.word	0x4002001c
 8001c88:	40020030 	.word	0x40020030
 8001c8c:	40020044 	.word	0x40020044
 8001c90:	40020058 	.word	0x40020058
 8001c94:	4002006c 	.word	0x4002006c
 8001c98:	40020000 	.word	0x40020000

08001c9c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b10      	cmp	r3, #16
 8001cc8:	d108      	bne.n	8001cdc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cda:	e007      	b.n	8001cec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	60da      	str	r2, [r3, #12]
}
 8001cec:	bf00      	nop
 8001cee:	3714      	adds	r7, #20
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
	...

08001cf8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfa:	b087      	sub	sp, #28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d12:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd0 <HAL_FLASH_Program+0xd8>)
 8001d14:	7e1b      	ldrb	r3, [r3, #24]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <HAL_FLASH_Program+0x26>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e054      	b.n	8001dc8 <HAL_FLASH_Program+0xd0>
 8001d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001dd0 <HAL_FLASH_Program+0xd8>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001d24:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d28:	f000 f8a8 	bl	8001e7c <FLASH_WaitForLastOperation>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001d30:	7dfb      	ldrb	r3, [r7, #23]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d144      	bne.n	8001dc0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d102      	bne.n	8001d42 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	757b      	strb	r3, [r7, #21]
 8001d40:	e007      	b.n	8001d52 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d102      	bne.n	8001d4e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	757b      	strb	r3, [r7, #21]
 8001d4c:	e001      	b.n	8001d52 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001d4e:	2304      	movs	r3, #4
 8001d50:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001d52:	2300      	movs	r3, #0
 8001d54:	75bb      	strb	r3, [r7, #22]
 8001d56:	e02d      	b.n	8001db4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001d58:	7dbb      	ldrb	r3, [r7, #22]
 8001d5a:	005a      	lsls	r2, r3, #1
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	eb02 0c03 	add.w	ip, r2, r3
 8001d62:	7dbb      	ldrb	r3, [r7, #22]
 8001d64:	0119      	lsls	r1, r3, #4
 8001d66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d6a:	f1c1 0620 	rsb	r6, r1, #32
 8001d6e:	f1a1 0020 	sub.w	r0, r1, #32
 8001d72:	fa22 f401 	lsr.w	r4, r2, r1
 8001d76:	fa03 f606 	lsl.w	r6, r3, r6
 8001d7a:	4334      	orrs	r4, r6
 8001d7c:	fa23 f000 	lsr.w	r0, r3, r0
 8001d80:	4304      	orrs	r4, r0
 8001d82:	fa23 f501 	lsr.w	r5, r3, r1
 8001d86:	b2a3      	uxth	r3, r4
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4660      	mov	r0, ip
 8001d8c:	f000 f85a 	bl	8001e44 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001d90:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d94:	f000 f872 	bl	8001e7c <FLASH_WaitForLastOperation>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <HAL_FLASH_Program+0xdc>)
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	4a0c      	ldr	r2, [pc, #48]	@ (8001dd4 <HAL_FLASH_Program+0xdc>)
 8001da2:	f023 0301 	bic.w	r3, r3, #1
 8001da6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001da8:	7dfb      	ldrb	r3, [r7, #23]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d107      	bne.n	8001dbe <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001dae:	7dbb      	ldrb	r3, [r7, #22]
 8001db0:	3301      	adds	r3, #1
 8001db2:	75bb      	strb	r3, [r7, #22]
 8001db4:	7dba      	ldrb	r2, [r7, #22]
 8001db6:	7d7b      	ldrb	r3, [r7, #21]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d3cd      	bcc.n	8001d58 <HAL_FLASH_Program+0x60>
 8001dbc:	e000      	b.n	8001dc0 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001dbe:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001dc0:	4b03      	ldr	r3, [pc, #12]	@ (8001dd0 <HAL_FLASH_Program+0xd8>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	761a      	strb	r2, [r3, #24]

  return status;
 8001dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	371c      	adds	r7, #28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dd0:	200006a0 	.word	0x200006a0
 8001dd4:	40022000 	.word	0x40022000

08001dd8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001de2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <HAL_FLASH_Unlock+0x40>)
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00d      	beq.n	8001e0a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <HAL_FLASH_Unlock+0x40>)
 8001df0:	4a0a      	ldr	r2, [pc, #40]	@ (8001e1c <HAL_FLASH_Unlock+0x44>)
 8001df2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <HAL_FLASH_Unlock+0x40>)
 8001df6:	4a0a      	ldr	r2, [pc, #40]	@ (8001e20 <HAL_FLASH_Unlock+0x48>)
 8001df8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001dfa:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <HAL_FLASH_Unlock+0x40>)
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40022000 	.word	0x40022000
 8001e1c:	45670123 	.word	0x45670123
 8001e20:	cdef89ab 	.word	0xcdef89ab

08001e24 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001e28:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <HAL_FLASH_Lock+0x1c>)
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	4a04      	ldr	r2, [pc, #16]	@ (8001e40 <HAL_FLASH_Lock+0x1c>)
 8001e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e32:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40022000 	.word	0x40022000

08001e44 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e50:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <FLASH_Program_HalfWord+0x30>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001e56:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <FLASH_Program_HalfWord+0x34>)
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	4a07      	ldr	r2, [pc, #28]	@ (8001e78 <FLASH_Program_HalfWord+0x34>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	887a      	ldrh	r2, [r7, #2]
 8001e66:	801a      	strh	r2, [r3, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bc80      	pop	{r7}
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	200006a0 	.word	0x200006a0
 8001e78:	40022000 	.word	0x40022000

08001e7c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001e84:	f7ff fb1e 	bl	80014c4 <HAL_GetTick>
 8001e88:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001e8a:	e010      	b.n	8001eae <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e92:	d00c      	beq.n	8001eae <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d007      	beq.n	8001eaa <FLASH_WaitForLastOperation+0x2e>
 8001e9a:	f7ff fb13 	bl	80014c4 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d201      	bcs.n	8001eae <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e025      	b.n	8001efa <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001eae:	4b15      	ldr	r3, [pc, #84]	@ (8001f04 <FLASH_WaitForLastOperation+0x88>)
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1e8      	bne.n	8001e8c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001eba:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <FLASH_WaitForLastOperation+0x88>)
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	f003 0320 	and.w	r3, r3, #32
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d002      	beq.n	8001ecc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <FLASH_WaitForLastOperation+0x88>)
 8001ec8:	2220      	movs	r2, #32
 8001eca:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <FLASH_WaitForLastOperation+0x88>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10b      	bne.n	8001ef0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <FLASH_WaitForLastOperation+0x88>)
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d105      	bne.n	8001ef0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001ee4:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <FLASH_WaitForLastOperation+0x88>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001ef0:	f000 f80a 	bl	8001f08 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40022000 	.word	0x40022000

08001f08 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001f12:	4b23      	ldr	r3, [pc, #140]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d009      	beq.n	8001f32 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001f1e:	4b21      	ldr	r3, [pc, #132]	@ (8001fa4 <FLASH_SetErrorCode+0x9c>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f043 0302 	orr.w	r3, r3, #2
 8001f26:	4a1f      	ldr	r2, [pc, #124]	@ (8001fa4 <FLASH_SetErrorCode+0x9c>)
 8001f28:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f043 0310 	orr.w	r3, r3, #16
 8001f30:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001f32:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d009      	beq.n	8001f52 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001f3e:	4b19      	ldr	r3, [pc, #100]	@ (8001fa4 <FLASH_SetErrorCode+0x9c>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	4a17      	ldr	r2, [pc, #92]	@ (8001fa4 <FLASH_SetErrorCode+0x9c>)
 8001f48:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f043 0304 	orr.w	r3, r3, #4
 8001f50:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001f52:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00b      	beq.n	8001f76 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001f5e:	4b11      	ldr	r3, [pc, #68]	@ (8001fa4 <FLASH_SetErrorCode+0x9c>)
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	f043 0304 	orr.w	r3, r3, #4
 8001f66:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <FLASH_SetErrorCode+0x9c>)
 8001f68:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f70:	f023 0301 	bic.w	r3, r3, #1
 8001f74:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f240 1201 	movw	r2, #257	@ 0x101
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d106      	bne.n	8001f8e <FLASH_SetErrorCode+0x86>
 8001f80:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	4a06      	ldr	r2, [pc, #24]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	61d3      	str	r3, [r2, #28]
}  
 8001f8c:	e002      	b.n	8001f94 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001f8e:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <FLASH_SetErrorCode+0x98>)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	60d3      	str	r3, [r2, #12]
}  
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	40022000 	.word	0x40022000
 8001fa4:	200006a0 	.word	0x200006a0

08001fa8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001fba:	4b2f      	ldr	r3, [pc, #188]	@ (8002078 <HAL_FLASHEx_Erase+0xd0>)
 8001fbc:	7e1b      	ldrb	r3, [r3, #24]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d101      	bne.n	8001fc6 <HAL_FLASHEx_Erase+0x1e>
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	e053      	b.n	800206e <HAL_FLASHEx_Erase+0xc6>
 8001fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8002078 <HAL_FLASHEx_Erase+0xd0>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d116      	bne.n	8002002 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001fd4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001fd8:	f7ff ff50 	bl	8001e7c <FLASH_WaitForLastOperation>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d141      	bne.n	8002066 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	f000 f84c 	bl	8002080 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fe8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001fec:	f7ff ff46 	bl	8001e7c <FLASH_WaitForLastOperation>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001ff4:	4b21      	ldr	r3, [pc, #132]	@ (800207c <HAL_FLASHEx_Erase+0xd4>)
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	4a20      	ldr	r2, [pc, #128]	@ (800207c <HAL_FLASHEx_Erase+0xd4>)
 8001ffa:	f023 0304 	bic.w	r3, r3, #4
 8001ffe:	6113      	str	r3, [r2, #16]
 8002000:	e031      	b.n	8002066 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002002:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002006:	f7ff ff39 	bl	8001e7c <FLASH_WaitForLastOperation>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d12a      	bne.n	8002066 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	f04f 32ff 	mov.w	r2, #4294967295
 8002016:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	e019      	b.n	8002054 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002020:	68b8      	ldr	r0, [r7, #8]
 8002022:	f000 f849 	bl	80020b8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002026:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800202a:	f7ff ff27 	bl	8001e7c <FLASH_WaitForLastOperation>
 800202e:	4603      	mov	r3, r0
 8002030:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002032:	4b12      	ldr	r3, [pc, #72]	@ (800207c <HAL_FLASHEx_Erase+0xd4>)
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	4a11      	ldr	r2, [pc, #68]	@ (800207c <HAL_FLASHEx_Erase+0xd4>)
 8002038:	f023 0302 	bic.w	r3, r3, #2
 800203c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d003      	beq.n	800204c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	601a      	str	r2, [r3, #0]
            break;
 800204a:	e00c      	b.n	8002066 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002052:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	029a      	lsls	r2, r3, #10
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	4413      	add	r3, r2
 8002060:	68ba      	ldr	r2, [r7, #8]
 8002062:	429a      	cmp	r2, r3
 8002064:	d3dc      	bcc.n	8002020 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002066:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <HAL_FLASHEx_Erase+0xd0>)
 8002068:	2200      	movs	r2, #0
 800206a:	761a      	strb	r2, [r3, #24]

  return status;
 800206c:	7bfb      	ldrb	r3, [r7, #15]
}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200006a0 	.word	0x200006a0
 800207c:	40022000 	.word	0x40022000

08002080 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002088:	4b09      	ldr	r3, [pc, #36]	@ (80020b0 <FLASH_MassErase+0x30>)
 800208a:	2200      	movs	r2, #0
 800208c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800208e:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <FLASH_MassErase+0x34>)
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	4a08      	ldr	r2, [pc, #32]	@ (80020b4 <FLASH_MassErase+0x34>)
 8002094:	f043 0304 	orr.w	r3, r3, #4
 8002098:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800209a:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <FLASH_MassErase+0x34>)
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	4a05      	ldr	r2, [pc, #20]	@ (80020b4 <FLASH_MassErase+0x34>)
 80020a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020a4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80020a6:	bf00      	nop
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	200006a0 	.word	0x200006a0
 80020b4:	40022000 	.word	0x40022000

080020b8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80020c0:	4b0b      	ldr	r3, [pc, #44]	@ (80020f0 <FLASH_PageErase+0x38>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80020c6:	4b0b      	ldr	r3, [pc, #44]	@ (80020f4 <FLASH_PageErase+0x3c>)
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	4a0a      	ldr	r2, [pc, #40]	@ (80020f4 <FLASH_PageErase+0x3c>)
 80020cc:	f043 0302 	orr.w	r3, r3, #2
 80020d0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80020d2:	4a08      	ldr	r2, [pc, #32]	@ (80020f4 <FLASH_PageErase+0x3c>)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <FLASH_PageErase+0x3c>)
 80020da:	691b      	ldr	r3, [r3, #16]
 80020dc:	4a05      	ldr	r2, [pc, #20]	@ (80020f4 <FLASH_PageErase+0x3c>)
 80020de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020e2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	200006a0 	.word	0x200006a0
 80020f4:	40022000 	.word	0x40022000

080020f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b08b      	sub	sp, #44	@ 0x2c
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002102:	2300      	movs	r3, #0
 8002104:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002106:	2300      	movs	r3, #0
 8002108:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800210a:	e169      	b.n	80023e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800210c:	2201      	movs	r2, #1
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 8158 	bne.w	80023da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4a9a      	ldr	r2, [pc, #616]	@ (8002398 <HAL_GPIO_Init+0x2a0>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d05e      	beq.n	80021f2 <HAL_GPIO_Init+0xfa>
 8002134:	4a98      	ldr	r2, [pc, #608]	@ (8002398 <HAL_GPIO_Init+0x2a0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d875      	bhi.n	8002226 <HAL_GPIO_Init+0x12e>
 800213a:	4a98      	ldr	r2, [pc, #608]	@ (800239c <HAL_GPIO_Init+0x2a4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d058      	beq.n	80021f2 <HAL_GPIO_Init+0xfa>
 8002140:	4a96      	ldr	r2, [pc, #600]	@ (800239c <HAL_GPIO_Init+0x2a4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d86f      	bhi.n	8002226 <HAL_GPIO_Init+0x12e>
 8002146:	4a96      	ldr	r2, [pc, #600]	@ (80023a0 <HAL_GPIO_Init+0x2a8>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d052      	beq.n	80021f2 <HAL_GPIO_Init+0xfa>
 800214c:	4a94      	ldr	r2, [pc, #592]	@ (80023a0 <HAL_GPIO_Init+0x2a8>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d869      	bhi.n	8002226 <HAL_GPIO_Init+0x12e>
 8002152:	4a94      	ldr	r2, [pc, #592]	@ (80023a4 <HAL_GPIO_Init+0x2ac>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d04c      	beq.n	80021f2 <HAL_GPIO_Init+0xfa>
 8002158:	4a92      	ldr	r2, [pc, #584]	@ (80023a4 <HAL_GPIO_Init+0x2ac>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d863      	bhi.n	8002226 <HAL_GPIO_Init+0x12e>
 800215e:	4a92      	ldr	r2, [pc, #584]	@ (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d046      	beq.n	80021f2 <HAL_GPIO_Init+0xfa>
 8002164:	4a90      	ldr	r2, [pc, #576]	@ (80023a8 <HAL_GPIO_Init+0x2b0>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d85d      	bhi.n	8002226 <HAL_GPIO_Init+0x12e>
 800216a:	2b12      	cmp	r3, #18
 800216c:	d82a      	bhi.n	80021c4 <HAL_GPIO_Init+0xcc>
 800216e:	2b12      	cmp	r3, #18
 8002170:	d859      	bhi.n	8002226 <HAL_GPIO_Init+0x12e>
 8002172:	a201      	add	r2, pc, #4	@ (adr r2, 8002178 <HAL_GPIO_Init+0x80>)
 8002174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002178:	080021f3 	.word	0x080021f3
 800217c:	080021cd 	.word	0x080021cd
 8002180:	080021df 	.word	0x080021df
 8002184:	08002221 	.word	0x08002221
 8002188:	08002227 	.word	0x08002227
 800218c:	08002227 	.word	0x08002227
 8002190:	08002227 	.word	0x08002227
 8002194:	08002227 	.word	0x08002227
 8002198:	08002227 	.word	0x08002227
 800219c:	08002227 	.word	0x08002227
 80021a0:	08002227 	.word	0x08002227
 80021a4:	08002227 	.word	0x08002227
 80021a8:	08002227 	.word	0x08002227
 80021ac:	08002227 	.word	0x08002227
 80021b0:	08002227 	.word	0x08002227
 80021b4:	08002227 	.word	0x08002227
 80021b8:	08002227 	.word	0x08002227
 80021bc:	080021d5 	.word	0x080021d5
 80021c0:	080021e9 	.word	0x080021e9
 80021c4:	4a79      	ldr	r2, [pc, #484]	@ (80023ac <HAL_GPIO_Init+0x2b4>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d013      	beq.n	80021f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021ca:	e02c      	b.n	8002226 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	623b      	str	r3, [r7, #32]
          break;
 80021d2:	e029      	b.n	8002228 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	3304      	adds	r3, #4
 80021da:	623b      	str	r3, [r7, #32]
          break;
 80021dc:	e024      	b.n	8002228 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	3308      	adds	r3, #8
 80021e4:	623b      	str	r3, [r7, #32]
          break;
 80021e6:	e01f      	b.n	8002228 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	330c      	adds	r3, #12
 80021ee:	623b      	str	r3, [r7, #32]
          break;
 80021f0:	e01a      	b.n	8002228 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d102      	bne.n	8002200 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021fa:	2304      	movs	r3, #4
 80021fc:	623b      	str	r3, [r7, #32]
          break;
 80021fe:	e013      	b.n	8002228 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d105      	bne.n	8002214 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002208:	2308      	movs	r3, #8
 800220a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	611a      	str	r2, [r3, #16]
          break;
 8002212:	e009      	b.n	8002228 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002214:	2308      	movs	r3, #8
 8002216:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69fa      	ldr	r2, [r7, #28]
 800221c:	615a      	str	r2, [r3, #20]
          break;
 800221e:	e003      	b.n	8002228 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
          break;
 8002224:	e000      	b.n	8002228 <HAL_GPIO_Init+0x130>
          break;
 8002226:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	2bff      	cmp	r3, #255	@ 0xff
 800222c:	d801      	bhi.n	8002232 <HAL_GPIO_Init+0x13a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	e001      	b.n	8002236 <HAL_GPIO_Init+0x13e>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3304      	adds	r3, #4
 8002236:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	2bff      	cmp	r3, #255	@ 0xff
 800223c:	d802      	bhi.n	8002244 <HAL_GPIO_Init+0x14c>
 800223e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	e002      	b.n	800224a <HAL_GPIO_Init+0x152>
 8002244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002246:	3b08      	subs	r3, #8
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	210f      	movs	r1, #15
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	fa01 f303 	lsl.w	r3, r1, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	401a      	ands	r2, r3
 800225c:	6a39      	ldr	r1, [r7, #32]
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	431a      	orrs	r2, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 80b1 	beq.w	80023da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002278:	4b4d      	ldr	r3, [pc, #308]	@ (80023b0 <HAL_GPIO_Init+0x2b8>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	4a4c      	ldr	r2, [pc, #304]	@ (80023b0 <HAL_GPIO_Init+0x2b8>)
 800227e:	f043 0301 	orr.w	r3, r3, #1
 8002282:	6193      	str	r3, [r2, #24]
 8002284:	4b4a      	ldr	r3, [pc, #296]	@ (80023b0 <HAL_GPIO_Init+0x2b8>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002290:	4a48      	ldr	r2, [pc, #288]	@ (80023b4 <HAL_GPIO_Init+0x2bc>)
 8002292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002294:	089b      	lsrs	r3, r3, #2
 8002296:	3302      	adds	r3, #2
 8002298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	220f      	movs	r2, #15
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	4013      	ands	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a40      	ldr	r2, [pc, #256]	@ (80023b8 <HAL_GPIO_Init+0x2c0>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d013      	beq.n	80022e4 <HAL_GPIO_Init+0x1ec>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a3f      	ldr	r2, [pc, #252]	@ (80023bc <HAL_GPIO_Init+0x2c4>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d00d      	beq.n	80022e0 <HAL_GPIO_Init+0x1e8>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a3e      	ldr	r2, [pc, #248]	@ (80023c0 <HAL_GPIO_Init+0x2c8>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d007      	beq.n	80022dc <HAL_GPIO_Init+0x1e4>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a3d      	ldr	r2, [pc, #244]	@ (80023c4 <HAL_GPIO_Init+0x2cc>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d101      	bne.n	80022d8 <HAL_GPIO_Init+0x1e0>
 80022d4:	2303      	movs	r3, #3
 80022d6:	e006      	b.n	80022e6 <HAL_GPIO_Init+0x1ee>
 80022d8:	2304      	movs	r3, #4
 80022da:	e004      	b.n	80022e6 <HAL_GPIO_Init+0x1ee>
 80022dc:	2302      	movs	r3, #2
 80022de:	e002      	b.n	80022e6 <HAL_GPIO_Init+0x1ee>
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_GPIO_Init+0x1ee>
 80022e4:	2300      	movs	r3, #0
 80022e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022e8:	f002 0203 	and.w	r2, r2, #3
 80022ec:	0092      	lsls	r2, r2, #2
 80022ee:	4093      	lsls	r3, r2
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022f6:	492f      	ldr	r1, [pc, #188]	@ (80023b4 <HAL_GPIO_Init+0x2bc>)
 80022f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fa:	089b      	lsrs	r3, r3, #2
 80022fc:	3302      	adds	r3, #2
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d006      	beq.n	800231e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002310:	4b2d      	ldr	r3, [pc, #180]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	492c      	ldr	r1, [pc, #176]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	4313      	orrs	r3, r2
 800231a:	608b      	str	r3, [r1, #8]
 800231c:	e006      	b.n	800232c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800231e:	4b2a      	ldr	r3, [pc, #168]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002320:	689a      	ldr	r2, [r3, #8]
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	43db      	mvns	r3, r3
 8002326:	4928      	ldr	r1, [pc, #160]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002328:	4013      	ands	r3, r2
 800232a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002338:	4b23      	ldr	r3, [pc, #140]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	4922      	ldr	r1, [pc, #136]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	4313      	orrs	r3, r2
 8002342:	60cb      	str	r3, [r1, #12]
 8002344:	e006      	b.n	8002354 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002346:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	43db      	mvns	r3, r3
 800234e:	491e      	ldr	r1, [pc, #120]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002350:	4013      	ands	r3, r2
 8002352:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d006      	beq.n	800236e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002360:	4b19      	ldr	r3, [pc, #100]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	4918      	ldr	r1, [pc, #96]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	604b      	str	r3, [r1, #4]
 800236c:	e006      	b.n	800237c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800236e:	4b16      	ldr	r3, [pc, #88]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	43db      	mvns	r3, r3
 8002376:	4914      	ldr	r1, [pc, #80]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 8002378:	4013      	ands	r3, r2
 800237a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d021      	beq.n	80023cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002388:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	490e      	ldr	r1, [pc, #56]	@ (80023c8 <HAL_GPIO_Init+0x2d0>)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	4313      	orrs	r3, r2
 8002392:	600b      	str	r3, [r1, #0]
 8002394:	e021      	b.n	80023da <HAL_GPIO_Init+0x2e2>
 8002396:	bf00      	nop
 8002398:	10320000 	.word	0x10320000
 800239c:	10310000 	.word	0x10310000
 80023a0:	10220000 	.word	0x10220000
 80023a4:	10210000 	.word	0x10210000
 80023a8:	10120000 	.word	0x10120000
 80023ac:	10110000 	.word	0x10110000
 80023b0:	40021000 	.word	0x40021000
 80023b4:	40010000 	.word	0x40010000
 80023b8:	40010800 	.word	0x40010800
 80023bc:	40010c00 	.word	0x40010c00
 80023c0:	40011000 	.word	0x40011000
 80023c4:	40011400 	.word	0x40011400
 80023c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023cc:	4b0b      	ldr	r3, [pc, #44]	@ (80023fc <HAL_GPIO_Init+0x304>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	43db      	mvns	r3, r3
 80023d4:	4909      	ldr	r1, [pc, #36]	@ (80023fc <HAL_GPIO_Init+0x304>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023dc:	3301      	adds	r3, #1
 80023de:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f47f ae8e 	bne.w	800210c <HAL_GPIO_Init+0x14>
  }
}
 80023f0:	bf00      	nop
 80023f2:	bf00      	nop
 80023f4:	372c      	adds	r7, #44	@ 0x2c
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr
 80023fc:	40010400 	.word	0x40010400

08002400 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002400:	b480      	push	{r7}
 8002402:	b089      	sub	sp, #36	@ 0x24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800240e:	e09a      	b.n	8002546 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002410:	2201      	movs	r2, #1
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	4013      	ands	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 808d 	beq.w	8002540 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002426:	4a4e      	ldr	r2, [pc, #312]	@ (8002560 <HAL_GPIO_DeInit+0x160>)
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	089b      	lsrs	r3, r3, #2
 800242c:	3302      	adds	r3, #2
 800242e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002432:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	220f      	movs	r2, #15
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	4013      	ands	r3, r2
 8002446:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a46      	ldr	r2, [pc, #280]	@ (8002564 <HAL_GPIO_DeInit+0x164>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d013      	beq.n	8002478 <HAL_GPIO_DeInit+0x78>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a45      	ldr	r2, [pc, #276]	@ (8002568 <HAL_GPIO_DeInit+0x168>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d00d      	beq.n	8002474 <HAL_GPIO_DeInit+0x74>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a44      	ldr	r2, [pc, #272]	@ (800256c <HAL_GPIO_DeInit+0x16c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d007      	beq.n	8002470 <HAL_GPIO_DeInit+0x70>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a43      	ldr	r2, [pc, #268]	@ (8002570 <HAL_GPIO_DeInit+0x170>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d101      	bne.n	800246c <HAL_GPIO_DeInit+0x6c>
 8002468:	2303      	movs	r3, #3
 800246a:	e006      	b.n	800247a <HAL_GPIO_DeInit+0x7a>
 800246c:	2304      	movs	r3, #4
 800246e:	e004      	b.n	800247a <HAL_GPIO_DeInit+0x7a>
 8002470:	2302      	movs	r3, #2
 8002472:	e002      	b.n	800247a <HAL_GPIO_DeInit+0x7a>
 8002474:	2301      	movs	r3, #1
 8002476:	e000      	b.n	800247a <HAL_GPIO_DeInit+0x7a>
 8002478:	2300      	movs	r3, #0
 800247a:	69fa      	ldr	r2, [r7, #28]
 800247c:	f002 0203 	and.w	r2, r2, #3
 8002480:	0092      	lsls	r2, r2, #2
 8002482:	4093      	lsls	r3, r2
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	429a      	cmp	r2, r3
 8002488:	d132      	bne.n	80024f0 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800248a:	4b3a      	ldr	r3, [pc, #232]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	43db      	mvns	r3, r3
 8002492:	4938      	ldr	r1, [pc, #224]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 8002494:	4013      	ands	r3, r2
 8002496:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002498:	4b36      	ldr	r3, [pc, #216]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	43db      	mvns	r3, r3
 80024a0:	4934      	ldr	r1, [pc, #208]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 80024a2:	4013      	ands	r3, r2
 80024a4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80024a6:	4b33      	ldr	r3, [pc, #204]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4931      	ldr	r1, [pc, #196]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80024b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	43db      	mvns	r3, r3
 80024bc:	492d      	ldr	r1, [pc, #180]	@ (8002574 <HAL_GPIO_DeInit+0x174>)
 80024be:	4013      	ands	r3, r2
 80024c0:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	220f      	movs	r2, #15
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80024d2:	4a23      	ldr	r2, [pc, #140]	@ (8002560 <HAL_GPIO_DeInit+0x160>)
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	3302      	adds	r3, #2
 80024da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	43da      	mvns	r2, r3
 80024e2:	481f      	ldr	r0, [pc, #124]	@ (8002560 <HAL_GPIO_DeInit+0x160>)
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	089b      	lsrs	r3, r3, #2
 80024e8:	400a      	ands	r2, r1
 80024ea:	3302      	adds	r3, #2
 80024ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2bff      	cmp	r3, #255	@ 0xff
 80024f4:	d801      	bhi.n	80024fa <HAL_GPIO_DeInit+0xfa>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	e001      	b.n	80024fe <HAL_GPIO_DeInit+0xfe>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3304      	adds	r3, #4
 80024fe:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2bff      	cmp	r3, #255	@ 0xff
 8002504:	d802      	bhi.n	800250c <HAL_GPIO_DeInit+0x10c>
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	e002      	b.n	8002512 <HAL_GPIO_DeInit+0x112>
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	3b08      	subs	r3, #8
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	210f      	movs	r1, #15
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	fa01 f303 	lsl.w	r3, r1, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	401a      	ands	r2, r3
 8002524:	2104      	movs	r1, #4
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	fa01 f303 	lsl.w	r3, r1, r3
 800252c:	431a      	orrs	r2, r3
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	43db      	mvns	r3, r3
 800253a:	401a      	ands	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	3301      	adds	r3, #1
 8002544:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	fa22 f303 	lsr.w	r3, r2, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	f47f af5e 	bne.w	8002410 <HAL_GPIO_DeInit+0x10>
  }
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3724      	adds	r7, #36	@ 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40010000 	.word	0x40010000
 8002564:	40010800 	.word	0x40010800
 8002568:	40010c00 	.word	0x40010c00
 800256c:	40011000 	.word	0x40011000
 8002570:	40011400 	.word	0x40011400
 8002574:	40010400 	.word	0x40010400

08002578 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	887b      	ldrh	r3, [r7, #2]
 800258a:	4013      	ands	r3, r2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d002      	beq.n	8002596 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
 8002594:	e001      	b.n	800259a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr

080025a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
 80025ae:	460b      	mov	r3, r1
 80025b0:	807b      	strh	r3, [r7, #2]
 80025b2:	4613      	mov	r3, r2
 80025b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025b6:	787b      	ldrb	r3, [r7, #1]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d003      	beq.n	80025c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025bc:	887a      	ldrh	r2, [r7, #2]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025c2:	e003      	b.n	80025cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025c4:	887b      	ldrh	r3, [r7, #2]
 80025c6:	041a      	lsls	r2, r3, #16
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	611a      	str	r2, [r3, #16]
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b085      	sub	sp, #20
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
 80025de:	460b      	mov	r3, r1
 80025e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025e8:	887a      	ldrh	r2, [r7, #2]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4013      	ands	r3, r2
 80025ee:	041a      	lsls	r2, r3, #16
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	43d9      	mvns	r1, r3
 80025f4:	887b      	ldrh	r3, [r7, #2]
 80025f6:	400b      	ands	r3, r1
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	611a      	str	r2, [r3, #16]
}
 80025fe:	bf00      	nop
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e272      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	f000 8087 	beq.w	8002736 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002628:	4b92      	ldr	r3, [pc, #584]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f003 030c 	and.w	r3, r3, #12
 8002630:	2b04      	cmp	r3, #4
 8002632:	d00c      	beq.n	800264e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002634:	4b8f      	ldr	r3, [pc, #572]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 030c 	and.w	r3, r3, #12
 800263c:	2b08      	cmp	r3, #8
 800263e:	d112      	bne.n	8002666 <HAL_RCC_OscConfig+0x5e>
 8002640:	4b8c      	ldr	r3, [pc, #560]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800264c:	d10b      	bne.n	8002666 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800264e:	4b89      	ldr	r3, [pc, #548]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d06c      	beq.n	8002734 <HAL_RCC_OscConfig+0x12c>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d168      	bne.n	8002734 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e24c      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800266e:	d106      	bne.n	800267e <HAL_RCC_OscConfig+0x76>
 8002670:	4b80      	ldr	r3, [pc, #512]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a7f      	ldr	r2, [pc, #508]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002676:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267a:	6013      	str	r3, [r2, #0]
 800267c:	e02e      	b.n	80026dc <HAL_RCC_OscConfig+0xd4>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10c      	bne.n	80026a0 <HAL_RCC_OscConfig+0x98>
 8002686:	4b7b      	ldr	r3, [pc, #492]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a7a      	ldr	r2, [pc, #488]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 800268c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b78      	ldr	r3, [pc, #480]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a77      	ldr	r2, [pc, #476]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002698:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e01d      	b.n	80026dc <HAL_RCC_OscConfig+0xd4>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026a8:	d10c      	bne.n	80026c4 <HAL_RCC_OscConfig+0xbc>
 80026aa:	4b72      	ldr	r3, [pc, #456]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a71      	ldr	r2, [pc, #452]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	4b6f      	ldr	r3, [pc, #444]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a6e      	ldr	r2, [pc, #440]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026c0:	6013      	str	r3, [r2, #0]
 80026c2:	e00b      	b.n	80026dc <HAL_RCC_OscConfig+0xd4>
 80026c4:	4b6b      	ldr	r3, [pc, #428]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a6a      	ldr	r2, [pc, #424]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ce:	6013      	str	r3, [r2, #0]
 80026d0:	4b68      	ldr	r3, [pc, #416]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a67      	ldr	r2, [pc, #412]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d013      	beq.n	800270c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e4:	f7fe feee 	bl	80014c4 <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026ec:	f7fe feea 	bl	80014c4 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b64      	cmp	r3, #100	@ 0x64
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e200      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0f0      	beq.n	80026ec <HAL_RCC_OscConfig+0xe4>
 800270a:	e014      	b.n	8002736 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7fe feda 	bl	80014c4 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002714:	f7fe fed6 	bl	80014c4 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	@ 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e1ec      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002726:	4b53      	ldr	r3, [pc, #332]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x10c>
 8002732:	e000      	b.n	8002736 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d063      	beq.n	800280a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002742:	4b4c      	ldr	r3, [pc, #304]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 030c 	and.w	r3, r3, #12
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00b      	beq.n	8002766 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800274e:	4b49      	ldr	r3, [pc, #292]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	2b08      	cmp	r3, #8
 8002758:	d11c      	bne.n	8002794 <HAL_RCC_OscConfig+0x18c>
 800275a:	4b46      	ldr	r3, [pc, #280]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d116      	bne.n	8002794 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002766:	4b43      	ldr	r3, [pc, #268]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <HAL_RCC_OscConfig+0x176>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d001      	beq.n	800277e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e1c0      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277e:	4b3d      	ldr	r3, [pc, #244]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4939      	ldr	r1, [pc, #228]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 800278e:	4313      	orrs	r3, r2
 8002790:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002792:	e03a      	b.n	800280a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d020      	beq.n	80027de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800279c:	4b36      	ldr	r3, [pc, #216]	@ (8002878 <HAL_RCC_OscConfig+0x270>)
 800279e:	2201      	movs	r2, #1
 80027a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a2:	f7fe fe8f 	bl	80014c4 <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027aa:	f7fe fe8b 	bl	80014c4 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e1a1      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0f0      	beq.n	80027aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4927      	ldr	r1, [pc, #156]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	600b      	str	r3, [r1, #0]
 80027dc:	e015      	b.n	800280a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027de:	4b26      	ldr	r3, [pc, #152]	@ (8002878 <HAL_RCC_OscConfig+0x270>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e4:	f7fe fe6e 	bl	80014c4 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ec:	f7fe fe6a 	bl	80014c4 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e180      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d03a      	beq.n	800288c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d019      	beq.n	8002852 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800281e:	4b17      	ldr	r3, [pc, #92]	@ (800287c <HAL_RCC_OscConfig+0x274>)
 8002820:	2201      	movs	r2, #1
 8002822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002824:	f7fe fe4e 	bl	80014c4 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800282c:	f7fe fe4a 	bl	80014c4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e160      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283e:	4b0d      	ldr	r3, [pc, #52]	@ (8002874 <HAL_RCC_OscConfig+0x26c>)
 8002840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800284a:	2001      	movs	r0, #1
 800284c:	f000 fafe 	bl	8002e4c <RCC_Delay>
 8002850:	e01c      	b.n	800288c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_RCC_OscConfig+0x274>)
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002858:	f7fe fe34 	bl	80014c4 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800285e:	e00f      	b.n	8002880 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002860:	f7fe fe30 	bl	80014c4 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d908      	bls.n	8002880 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e146      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
 8002872:	bf00      	nop
 8002874:	40021000 	.word	0x40021000
 8002878:	42420000 	.word	0x42420000
 800287c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002880:	4b92      	ldr	r3, [pc, #584]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1e9      	bne.n	8002860 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 80a6 	beq.w	80029e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800289a:	2300      	movs	r3, #0
 800289c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800289e:	4b8b      	ldr	r3, [pc, #556]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10d      	bne.n	80028c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028aa:	4b88      	ldr	r3, [pc, #544]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	4a87      	ldr	r2, [pc, #540]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80028b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028b4:	61d3      	str	r3, [r2, #28]
 80028b6:	4b85      	ldr	r3, [pc, #532]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	60bb      	str	r3, [r7, #8]
 80028c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028c2:	2301      	movs	r3, #1
 80028c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c6:	4b82      	ldr	r3, [pc, #520]	@ (8002ad0 <HAL_RCC_OscConfig+0x4c8>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d118      	bne.n	8002904 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028d2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ad0 <HAL_RCC_OscConfig+0x4c8>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ad0 <HAL_RCC_OscConfig+0x4c8>)
 80028d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028de:	f7fe fdf1 	bl	80014c4 <HAL_GetTick>
 80028e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e4:	e008      	b.n	80028f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028e6:	f7fe fded 	bl	80014c4 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b64      	cmp	r3, #100	@ 0x64
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e103      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f8:	4b75      	ldr	r3, [pc, #468]	@ (8002ad0 <HAL_RCC_OscConfig+0x4c8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0f0      	beq.n	80028e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d106      	bne.n	800291a <HAL_RCC_OscConfig+0x312>
 800290c:	4b6f      	ldr	r3, [pc, #444]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	4a6e      	ldr	r2, [pc, #440]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002912:	f043 0301 	orr.w	r3, r3, #1
 8002916:	6213      	str	r3, [r2, #32]
 8002918:	e02d      	b.n	8002976 <HAL_RCC_OscConfig+0x36e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10c      	bne.n	800293c <HAL_RCC_OscConfig+0x334>
 8002922:	4b6a      	ldr	r3, [pc, #424]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	4a69      	ldr	r2, [pc, #420]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002928:	f023 0301 	bic.w	r3, r3, #1
 800292c:	6213      	str	r3, [r2, #32]
 800292e:	4b67      	ldr	r3, [pc, #412]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	4a66      	ldr	r2, [pc, #408]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002934:	f023 0304 	bic.w	r3, r3, #4
 8002938:	6213      	str	r3, [r2, #32]
 800293a:	e01c      	b.n	8002976 <HAL_RCC_OscConfig+0x36e>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	2b05      	cmp	r3, #5
 8002942:	d10c      	bne.n	800295e <HAL_RCC_OscConfig+0x356>
 8002944:	4b61      	ldr	r3, [pc, #388]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	4a60      	ldr	r2, [pc, #384]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 800294a:	f043 0304 	orr.w	r3, r3, #4
 800294e:	6213      	str	r3, [r2, #32]
 8002950:	4b5e      	ldr	r3, [pc, #376]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	4a5d      	ldr	r2, [pc, #372]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6213      	str	r3, [r2, #32]
 800295c:	e00b      	b.n	8002976 <HAL_RCC_OscConfig+0x36e>
 800295e:	4b5b      	ldr	r3, [pc, #364]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	4a5a      	ldr	r2, [pc, #360]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	6213      	str	r3, [r2, #32]
 800296a:	4b58      	ldr	r3, [pc, #352]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	4a57      	ldr	r2, [pc, #348]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002970:	f023 0304 	bic.w	r3, r3, #4
 8002974:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d015      	beq.n	80029aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297e:	f7fe fda1 	bl	80014c4 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002984:	e00a      	b.n	800299c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002986:	f7fe fd9d 	bl	80014c4 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002994:	4293      	cmp	r3, r2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e0b1      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800299c:	4b4b      	ldr	r3, [pc, #300]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0ee      	beq.n	8002986 <HAL_RCC_OscConfig+0x37e>
 80029a8:	e014      	b.n	80029d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029aa:	f7fe fd8b 	bl	80014c4 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b0:	e00a      	b.n	80029c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b2:	f7fe fd87 	bl	80014c4 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e09b      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c8:	4b40      	ldr	r3, [pc, #256]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1ee      	bne.n	80029b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029d4:	7dfb      	ldrb	r3, [r7, #23]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d105      	bne.n	80029e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029da:	4b3c      	ldr	r3, [pc, #240]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	4a3b      	ldr	r2, [pc, #236]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80029e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 8087 	beq.w	8002afe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029f0:	4b36      	ldr	r3, [pc, #216]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 030c 	and.w	r3, r3, #12
 80029f8:	2b08      	cmp	r3, #8
 80029fa:	d061      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d146      	bne.n	8002a92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a04:	4b33      	ldr	r3, [pc, #204]	@ (8002ad4 <HAL_RCC_OscConfig+0x4cc>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0a:	f7fe fd5b 	bl	80014c4 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a12:	f7fe fd57 	bl	80014c4 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e06d      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a24:	4b29      	ldr	r3, [pc, #164]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1f0      	bne.n	8002a12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a38:	d108      	bne.n	8002a4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a3a:	4b24      	ldr	r3, [pc, #144]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	4921      	ldr	r1, [pc, #132]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a19      	ldr	r1, [r3, #32]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5c:	430b      	orrs	r3, r1
 8002a5e:	491b      	ldr	r1, [pc, #108]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <HAL_RCC_OscConfig+0x4cc>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6a:	f7fe fd2b 	bl	80014c4 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a72:	f7fe fd27 	bl	80014c4 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e03d      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a84:	4b11      	ldr	r3, [pc, #68]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0f0      	beq.n	8002a72 <HAL_RCC_OscConfig+0x46a>
 8002a90:	e035      	b.n	8002afe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a92:	4b10      	ldr	r3, [pc, #64]	@ (8002ad4 <HAL_RCC_OscConfig+0x4cc>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a98:	f7fe fd14 	bl	80014c4 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa0:	f7fe fd10 	bl	80014c4 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e026      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab2:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <HAL_RCC_OscConfig+0x4c4>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x498>
 8002abe:	e01e      	b.n	8002afe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d107      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e019      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40007000 	.word	0x40007000
 8002ad4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <HAL_RCC_OscConfig+0x500>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d106      	bne.n	8002afa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d001      	beq.n	8002afe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3718      	adds	r7, #24
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000

08002b0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0d0      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b6a      	ldr	r3, [pc, #424]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d910      	bls.n	8002b50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b67      	ldr	r3, [pc, #412]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 0207 	bic.w	r2, r3, #7
 8002b36:	4965      	ldr	r1, [pc, #404]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b63      	ldr	r3, [pc, #396]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0b8      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d020      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b68:	4b59      	ldr	r3, [pc, #356]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	4a58      	ldr	r2, [pc, #352]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b80:	4b53      	ldr	r3, [pc, #332]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	4a52      	ldr	r2, [pc, #328]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b86:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002b8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b8c:	4b50      	ldr	r3, [pc, #320]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	494d      	ldr	r1, [pc, #308]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d040      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d107      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b47      	ldr	r3, [pc, #284]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d115      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e07f      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bca:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e073      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bda:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e06b      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bea:	4b39      	ldr	r3, [pc, #228]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f023 0203 	bic.w	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4936      	ldr	r1, [pc, #216]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bfc:	f7fe fc62 	bl	80014c4 <HAL_GetTick>
 8002c00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c02:	e00a      	b.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c04:	f7fe fc5e 	bl	80014c4 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e053      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 020c 	and.w	r2, r3, #12
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1eb      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b27      	ldr	r3, [pc, #156]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d210      	bcs.n	8002c5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b24      	ldr	r3, [pc, #144]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 0207 	bic.w	r2, r3, #7
 8002c42:	4922      	ldr	r1, [pc, #136]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4a:	4b20      	ldr	r3, [pc, #128]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e032      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d008      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4916      	ldr	r1, [pc, #88]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c86:	4b12      	ldr	r3, [pc, #72]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	490e      	ldr	r1, [pc, #56]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c9a:	f000 f821 	bl	8002ce0 <HAL_RCC_GetSysClockFreq>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	091b      	lsrs	r3, r3, #4
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	490a      	ldr	r1, [pc, #40]	@ (8002cd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cac:	5ccb      	ldrb	r3, [r1, r3]
 8002cae:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb2:	4a09      	ldr	r2, [pc, #36]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1cc>)
 8002cb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cb6:	4b09      	ldr	r3, [pc, #36]	@ (8002cdc <HAL_RCC_ClockConfig+0x1d0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7fe f882 	bl	8000dc4 <HAL_InitTick>

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40022000 	.word	0x40022000
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	0800adc8 	.word	0x0800adc8
 8002cd8:	20000018 	.word	0x20000018
 8002cdc:	2000001c 	.word	0x2000001c

08002ce0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b087      	sub	sp, #28
 8002ce4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	2300      	movs	r3, #0
 8002cf0:	617b      	str	r3, [r7, #20]
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8002d74 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d002      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0x30>
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d003      	beq.n	8002d16 <HAL_RCC_GetSysClockFreq+0x36>
 8002d0e:	e027      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d10:	4b19      	ldr	r3, [pc, #100]	@ (8002d78 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d12:	613b      	str	r3, [r7, #16]
      break;
 8002d14:	e027      	b.n	8002d66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	0c9b      	lsrs	r3, r3, #18
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	4a17      	ldr	r2, [pc, #92]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d20:	5cd3      	ldrb	r3, [r2, r3]
 8002d22:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d010      	beq.n	8002d50 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d2e:	4b11      	ldr	r3, [pc, #68]	@ (8002d74 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	0c5b      	lsrs	r3, r3, #17
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	4a11      	ldr	r2, [pc, #68]	@ (8002d80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d3a:	5cd3      	ldrb	r3, [r2, r3]
 8002d3c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a0d      	ldr	r2, [pc, #52]	@ (8002d78 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d42:	fb03 f202 	mul.w	r2, r3, r2
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	e004      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a0c      	ldr	r2, [pc, #48]	@ (8002d84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d54:	fb02 f303 	mul.w	r3, r2, r3
 8002d58:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	613b      	str	r3, [r7, #16]
      break;
 8002d5e:	e002      	b.n	8002d66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d60:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d62:	613b      	str	r3, [r7, #16]
      break;
 8002d64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d66:	693b      	ldr	r3, [r7, #16]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	371c      	adds	r7, #28
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40021000 	.word	0x40021000
 8002d78:	007a1200 	.word	0x007a1200
 8002d7c:	0800ade0 	.word	0x0800ade0
 8002d80:	0800adf0 	.word	0x0800adf0
 8002d84:	003d0900 	.word	0x003d0900

08002d88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d8c:	4b02      	ldr	r3, [pc, #8]	@ (8002d98 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr
 8002d98:	20000018 	.word	0x20000018

08002d9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002da0:	f7ff fff2 	bl	8002d88 <HAL_RCC_GetHCLKFreq>
 8002da4:	4602      	mov	r2, r0
 8002da6:	4b05      	ldr	r3, [pc, #20]	@ (8002dbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	0a1b      	lsrs	r3, r3, #8
 8002dac:	f003 0307 	and.w	r3, r3, #7
 8002db0:	4903      	ldr	r1, [pc, #12]	@ (8002dc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002db2:	5ccb      	ldrb	r3, [r1, r3]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	0800add8 	.word	0x0800add8

08002dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dc8:	f7ff ffde 	bl	8002d88 <HAL_RCC_GetHCLKFreq>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	0adb      	lsrs	r3, r3, #11
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	4903      	ldr	r1, [pc, #12]	@ (8002de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dda:	5ccb      	ldrb	r3, [r1, r3]
 8002ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40021000 	.word	0x40021000
 8002de8:	0800add8 	.word	0x0800add8

08002dec <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	220f      	movs	r2, #15
 8002dfa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002dfc:	4b11      	ldr	r3, [pc, #68]	@ (8002e44 <HAL_RCC_GetClockConfig+0x58>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0203 	and.w	r2, r3, #3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e08:	4b0e      	ldr	r3, [pc, #56]	@ (8002e44 <HAL_RCC_GetClockConfig+0x58>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e14:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <HAL_RCC_GetClockConfig+0x58>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002e20:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <HAL_RCC_GetClockConfig+0x58>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	08db      	lsrs	r3, r3, #3
 8002e26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e2e:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <HAL_RCC_GetClockConfig+0x5c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0207 	and.w	r2, r3, #7
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40022000 	.word	0x40022000

08002e4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e54:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <RCC_Delay+0x34>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0a      	ldr	r2, [pc, #40]	@ (8002e84 <RCC_Delay+0x38>)
 8002e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5e:	0a5b      	lsrs	r3, r3, #9
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	fb02 f303 	mul.w	r3, r2, r3
 8002e66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e68:	bf00      	nop
  }
  while (Delay --);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1e5a      	subs	r2, r3, #1
 8002e6e:	60fa      	str	r2, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1f9      	bne.n	8002e68 <RCC_Delay+0x1c>
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	20000018 	.word	0x20000018
 8002e84:	10624dd3 	.word	0x10624dd3

08002e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e041      	b.n	8002f1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d106      	bne.n	8002eb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7fe f8b6 	bl	8001020 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4610      	mov	r0, r2
 8002ec8:	f000 fa5c 	bl	8003384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
	...

08002f28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d001      	beq.n	8002f40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e03a      	b.n	8002fb6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2202      	movs	r2, #2
 8002f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a18      	ldr	r2, [pc, #96]	@ (8002fc0 <HAL_TIM_Base_Start_IT+0x98>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d00e      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x58>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f6a:	d009      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x58>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a14      	ldr	r2, [pc, #80]	@ (8002fc4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d004      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x58>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a13      	ldr	r2, [pc, #76]	@ (8002fc8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d111      	bne.n	8002fa4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2b06      	cmp	r3, #6
 8002f90:	d010      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0201 	orr.w	r2, r2, #1
 8002fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fa2:	e007      	b.n	8002fb4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0201 	orr.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bc80      	pop	{r7}
 8002fbe:	4770      	bx	lr
 8002fc0:	40012c00 	.word	0x40012c00
 8002fc4:	40000400 	.word	0x40000400
 8002fc8:	40000800 	.word	0x40000800

08002fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d020      	beq.n	8003030 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d01b      	beq.n	8003030 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0202 	mvn.w	r2, #2
 8003000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f998 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 800301c:	e005      	b.n	800302a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f98b 	bl	800333a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f99a 	bl	800335e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	f003 0304 	and.w	r3, r3, #4
 8003036:	2b00      	cmp	r3, #0
 8003038:	d020      	beq.n	800307c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01b      	beq.n	800307c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f06f 0204 	mvn.w	r2, #4
 800304c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2202      	movs	r2, #2
 8003052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f972 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 8003068:	e005      	b.n	8003076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f965 	bl	800333a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f974 	bl	800335e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d020      	beq.n	80030c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f003 0308 	and.w	r3, r3, #8
 800308c:	2b00      	cmp	r3, #0
 800308e:	d01b      	beq.n	80030c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f06f 0208 	mvn.w	r2, #8
 8003098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2204      	movs	r2, #4
 800309e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 f94c 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 80030b4:	e005      	b.n	80030c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f93f 	bl	800333a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f94e 	bl	800335e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f003 0310 	and.w	r3, r3, #16
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d020      	beq.n	8003114 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f003 0310 	and.w	r3, r3, #16
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d01b      	beq.n	8003114 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0210 	mvn.w	r2, #16
 80030e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2208      	movs	r2, #8
 80030ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f926 	bl	800334c <HAL_TIM_IC_CaptureCallback>
 8003100:	e005      	b.n	800310e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f919 	bl	800333a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f928 	bl	800335e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00c      	beq.n	8003138 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b00      	cmp	r3, #0
 8003126:	d007      	beq.n	8003138 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0201 	mvn.w	r2, #1
 8003130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7fd fdf0 	bl	8000d18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00c      	beq.n	800315c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003148:	2b00      	cmp	r3, #0
 800314a:	d007      	beq.n	800315c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 fa7f 	bl	800365a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00c      	beq.n	8003180 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f8f8 	bl	8003370 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f003 0320 	and.w	r3, r3, #32
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00c      	beq.n	80031a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f003 0320 	and.w	r3, r3, #32
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0220 	mvn.w	r2, #32
 800319c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 fa52 	bl	8003648 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031a4:	bf00      	nop
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d101      	bne.n	80031c8 <HAL_TIM_ConfigClockSource+0x1c>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e0b4      	b.n	8003332 <HAL_TIM_ConfigClockSource+0x186>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2202      	movs	r2, #2
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003200:	d03e      	beq.n	8003280 <HAL_TIM_ConfigClockSource+0xd4>
 8003202:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003206:	f200 8087 	bhi.w	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 800320a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800320e:	f000 8086 	beq.w	800331e <HAL_TIM_ConfigClockSource+0x172>
 8003212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003216:	d87f      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003218:	2b70      	cmp	r3, #112	@ 0x70
 800321a:	d01a      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0xa6>
 800321c:	2b70      	cmp	r3, #112	@ 0x70
 800321e:	d87b      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003220:	2b60      	cmp	r3, #96	@ 0x60
 8003222:	d050      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x11a>
 8003224:	2b60      	cmp	r3, #96	@ 0x60
 8003226:	d877      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003228:	2b50      	cmp	r3, #80	@ 0x50
 800322a:	d03c      	beq.n	80032a6 <HAL_TIM_ConfigClockSource+0xfa>
 800322c:	2b50      	cmp	r3, #80	@ 0x50
 800322e:	d873      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003230:	2b40      	cmp	r3, #64	@ 0x40
 8003232:	d058      	beq.n	80032e6 <HAL_TIM_ConfigClockSource+0x13a>
 8003234:	2b40      	cmp	r3, #64	@ 0x40
 8003236:	d86f      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003238:	2b30      	cmp	r3, #48	@ 0x30
 800323a:	d064      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0x15a>
 800323c:	2b30      	cmp	r3, #48	@ 0x30
 800323e:	d86b      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003240:	2b20      	cmp	r3, #32
 8003242:	d060      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0x15a>
 8003244:	2b20      	cmp	r3, #32
 8003246:	d867      	bhi.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
 8003248:	2b00      	cmp	r3, #0
 800324a:	d05c      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0x15a>
 800324c:	2b10      	cmp	r3, #16
 800324e:	d05a      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0x15a>
 8003250:	e062      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003262:	f000 f974 	bl	800354e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003274:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	609a      	str	r2, [r3, #8]
      break;
 800327e:	e04f      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003290:	f000 f95d 	bl	800354e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032a2:	609a      	str	r2, [r3, #8]
      break;
 80032a4:	e03c      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032b2:	461a      	mov	r2, r3
 80032b4:	f000 f8d4 	bl	8003460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2150      	movs	r1, #80	@ 0x50
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 f92b 	bl	800351a <TIM_ITRx_SetConfig>
      break;
 80032c4:	e02c      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032d2:	461a      	mov	r2, r3
 80032d4:	f000 f8f2 	bl	80034bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2160      	movs	r1, #96	@ 0x60
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 f91b 	bl	800351a <TIM_ITRx_SetConfig>
      break;
 80032e4:	e01c      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032f2:	461a      	mov	r2, r3
 80032f4:	f000 f8b4 	bl	8003460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2140      	movs	r1, #64	@ 0x40
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 f90b 	bl	800351a <TIM_ITRx_SetConfig>
      break;
 8003304:	e00c      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4619      	mov	r1, r3
 8003310:	4610      	mov	r0, r2
 8003312:	f000 f902 	bl	800351a <TIM_ITRx_SetConfig>
      break;
 8003316:	e003      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	73fb      	strb	r3, [r7, #15]
      break;
 800331c:	e000      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800331e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003330:	7bfb      	ldrb	r3, [r7, #15]
}
 8003332:	4618      	mov	r0, r3
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	bc80      	pop	{r7}
 800334a:	4770      	bx	lr

0800334c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr

0800335e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr

08003370 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr
	...

08003384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a2f      	ldr	r2, [pc, #188]	@ (8003454 <TIM_Base_SetConfig+0xd0>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d00b      	beq.n	80033b4 <TIM_Base_SetConfig+0x30>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033a2:	d007      	beq.n	80033b4 <TIM_Base_SetConfig+0x30>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003458 <TIM_Base_SetConfig+0xd4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d003      	beq.n	80033b4 <TIM_Base_SetConfig+0x30>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a2b      	ldr	r2, [pc, #172]	@ (800345c <TIM_Base_SetConfig+0xd8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d108      	bne.n	80033c6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a22      	ldr	r2, [pc, #136]	@ (8003454 <TIM_Base_SetConfig+0xd0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d00b      	beq.n	80033e6 <TIM_Base_SetConfig+0x62>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033d4:	d007      	beq.n	80033e6 <TIM_Base_SetConfig+0x62>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a1f      	ldr	r2, [pc, #124]	@ (8003458 <TIM_Base_SetConfig+0xd4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d003      	beq.n	80033e6 <TIM_Base_SetConfig+0x62>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a1e      	ldr	r2, [pc, #120]	@ (800345c <TIM_Base_SetConfig+0xd8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d108      	bne.n	80033f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a0d      	ldr	r2, [pc, #52]	@ (8003454 <TIM_Base_SetConfig+0xd0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d103      	bne.n	800342c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d005      	beq.n	800344a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f023 0201 	bic.w	r2, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	611a      	str	r2, [r3, #16]
  }
}
 800344a:	bf00      	nop
 800344c:	3714      	adds	r7, #20
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr
 8003454:	40012c00 	.word	0x40012c00
 8003458:	40000400 	.word	0x40000400
 800345c:	40000800 	.word	0x40000800

08003460 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003460:	b480      	push	{r7}
 8003462:	b087      	sub	sp, #28
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	f023 0201 	bic.w	r2, r3, #1
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800348a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	4313      	orrs	r3, r2
 8003494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f023 030a 	bic.w	r3, r3, #10
 800349c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	621a      	str	r2, [r3, #32]
}
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr

080034bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034bc:	b480      	push	{r7}
 80034be:	b087      	sub	sp, #28
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	f023 0210 	bic.w	r2, r3, #16
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80034e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	031b      	lsls	r3, r3, #12
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80034f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	697a      	ldr	r2, [r7, #20]
 800350e:	621a      	str	r2, [r3, #32]
}
 8003510:	bf00      	nop
 8003512:	371c      	adds	r7, #28
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr

0800351a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800351a:	b480      	push	{r7}
 800351c:	b085      	sub	sp, #20
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
 8003522:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003530:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4313      	orrs	r3, r2
 8003538:	f043 0307 	orr.w	r3, r3, #7
 800353c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	609a      	str	r2, [r3, #8]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800354e:	b480      	push	{r7}
 8003550:	b087      	sub	sp, #28
 8003552:	af00      	add	r7, sp, #0
 8003554:	60f8      	str	r0, [r7, #12]
 8003556:	60b9      	str	r1, [r7, #8]
 8003558:	607a      	str	r2, [r7, #4]
 800355a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003568:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	021a      	lsls	r2, r3, #8
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	431a      	orrs	r2, r3
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	4313      	orrs	r3, r2
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4313      	orrs	r3, r2
 800357a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	609a      	str	r2, [r3, #8]
}
 8003582:	bf00      	nop
 8003584:	371c      	adds	r7, #28
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr

0800358c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800359c:	2b01      	cmp	r3, #1
 800359e:	d101      	bne.n	80035a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035a0:	2302      	movs	r3, #2
 80035a2:	e046      	b.n	8003632 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a16      	ldr	r2, [pc, #88]	@ (800363c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00e      	beq.n	8003606 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035f0:	d009      	beq.n	8003606 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a12      	ldr	r2, [pc, #72]	@ (8003640 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d004      	beq.n	8003606 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a10      	ldr	r2, [pc, #64]	@ (8003644 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d10c      	bne.n	8003620 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800360c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	4313      	orrs	r3, r2
 8003616:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3714      	adds	r7, #20
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr
 800363c:	40012c00 	.word	0x40012c00
 8003640:	40000400 	.word	0x40000400
 8003644:	40000800 	.word	0x40000800

08003648 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr

0800365a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	bc80      	pop	{r7}
 800366a:	4770      	bx	lr

0800366c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e042      	b.n	8003704 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d106      	bne.n	8003698 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7fd fd3c 	bl	8001110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2224      	movs	r2, #36	@ 0x24
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f001 f9e7 	bl	8004a84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	691a      	ldr	r2, [r3, #16]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	695a      	ldr	r2, [r3, #20]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e024      	b.n	8003768 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2224      	movs	r2, #36	@ 0x24
 8003722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003734:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7fd fe2a 	bl	8001390 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	4613      	mov	r3, r2
 800377c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b20      	cmp	r3, #32
 8003788:	d121      	bne.n	80037ce <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <HAL_UART_Transmit_IT+0x26>
 8003790:	88fb      	ldrh	r3, [r7, #6]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e01a      	b.n	80037d0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	88fa      	ldrh	r2, [r7, #6]
 80037a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	88fa      	ldrh	r2, [r7, #6]
 80037aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2221      	movs	r2, #33	@ 0x21
 80037b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68da      	ldr	r2, [r3, #12]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80037c8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	e000      	b.n	80037d0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80037ce:	2302      	movs	r3, #2
  }
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr

080037da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	4613      	mov	r3, r2
 80037e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d112      	bne.n	800381a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d002      	beq.n	8003800 <HAL_UART_Receive_IT+0x26>
 80037fa:	88fb      	ldrh	r3, [r7, #6]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e00b      	b.n	800381c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800380a:	88fb      	ldrh	r3, [r7, #6]
 800380c:	461a      	mov	r2, r3
 800380e:	68b9      	ldr	r1, [r7, #8]
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f000 fe8a 	bl	800452a <UART_Start_Receive_IT>
 8003816:	4603      	mov	r3, r0
 8003818:	e000      	b.n	800381c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800381a:	2302      	movs	r3, #2
  }
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b08c      	sub	sp, #48	@ 0x30
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	4613      	mov	r3, r2
 8003830:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b20      	cmp	r3, #32
 800383c:	d156      	bne.n	80038ec <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d002      	beq.n	800384a <HAL_UART_Transmit_DMA+0x26>
 8003844:	88fb      	ldrh	r3, [r7, #6]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e04f      	b.n	80038ee <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	88fa      	ldrh	r2, [r7, #6]
 8003858:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	88fa      	ldrh	r2, [r7, #6]
 800385e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2221      	movs	r2, #33	@ 0x21
 800386a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	4a21      	ldr	r2, [pc, #132]	@ (80038f8 <HAL_UART_Transmit_DMA+0xd4>)
 8003874:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800387a:	4a20      	ldr	r2, [pc, #128]	@ (80038fc <HAL_UART_Transmit_DMA+0xd8>)
 800387c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003882:	4a1f      	ldr	r2, [pc, #124]	@ (8003900 <HAL_UART_Transmit_DMA+0xdc>)
 8003884:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800388a:	2200      	movs	r2, #0
 800388c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800388e:	f107 0308 	add.w	r3, r7, #8
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800389a:	6819      	ldr	r1, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	3304      	adds	r3, #4
 80038a2:	461a      	mov	r2, r3
 80038a4:	88fb      	ldrh	r3, [r7, #6]
 80038a6:	f7fd ffdf 	bl	8001868 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80038b2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	3314      	adds	r3, #20
 80038ba:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	e853 3f00 	ldrex	r3, [r3]
 80038c2:	617b      	str	r3, [r7, #20]
   return(result);
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	3314      	adds	r3, #20
 80038d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80038d6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d8:	6a39      	ldr	r1, [r7, #32]
 80038da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038dc:	e841 2300 	strex	r3, r2, [r1]
 80038e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1e5      	bne.n	80038b4 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	e000      	b.n	80038ee <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80038ec:	2302      	movs	r3, #2
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3730      	adds	r7, #48	@ 0x30
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	08004279 	.word	0x08004279
 80038fc:	08004313 	.word	0x08004313
 8003900:	08004497 	.word	0x08004497

08003904 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b090      	sub	sp, #64	@ 0x40
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800390c:	2300      	movs	r3, #0
 800390e:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800391a:	2b00      	cmp	r3, #0
 800391c:	bf14      	ite	ne
 800391e:	2301      	movne	r3, #1
 8003920:	2300      	moveq	r3, #0
 8003922:	b2db      	uxtb	r3, r3
 8003924:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b21      	cmp	r3, #33	@ 0x21
 8003930:	d128      	bne.n	8003984 <HAL_UART_DMAStop+0x80>
 8003932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d025      	beq.n	8003984 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3314      	adds	r3, #20
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003942:	e853 3f00 	ldrex	r3, [r3]
 8003946:	623b      	str	r3, [r7, #32]
   return(result);
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800394e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3314      	adds	r3, #20
 8003956:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003958:	633a      	str	r2, [r7, #48]	@ 0x30
 800395a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800395e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003960:	e841 2300 	strex	r3, r2, [r1]
 8003964:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1e5      	bne.n	8003938 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003970:	2b00      	cmp	r3, #0
 8003972:	d004      	beq.n	800397e <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003978:	4618      	mov	r0, r3
 800397a:	f7fd ffd5 	bl	8001928 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 fea6 	bl	80046d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	bf14      	ite	ne
 8003992:	2301      	movne	r3, #1
 8003994:	2300      	moveq	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b22      	cmp	r3, #34	@ 0x22
 80039a4:	d128      	bne.n	80039f8 <HAL_UART_DMAStop+0xf4>
 80039a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d025      	beq.n	80039f8 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3314      	adds	r3, #20
 80039b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	e853 3f00 	ldrex	r3, [r3]
 80039ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	3314      	adds	r3, #20
 80039ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039cc:	61fa      	str	r2, [r7, #28]
 80039ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d0:	69b9      	ldr	r1, [r7, #24]
 80039d2:	69fa      	ldr	r2, [r7, #28]
 80039d4:	e841 2300 	strex	r3, r2, [r1]
 80039d8:	617b      	str	r3, [r7, #20]
   return(result);
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1e5      	bne.n	80039ac <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d004      	beq.n	80039f2 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7fd ff9b 	bl	8001928 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fe93 	bl	800471e <UART_EndRxTransfer>
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3740      	adds	r7, #64	@ 0x40
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b08c      	sub	sp, #48	@ 0x30
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d146      	bne.n	8003aaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003a22:	88fb      	ldrh	r3, [r7, #6]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e03f      	b.n	8003aac <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003a38:	88fb      	ldrh	r3, [r7, #6]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fdac 	bl	800459c <UART_Start_Receive_DMA>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d125      	bne.n	8003a9e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a52:	2300      	movs	r3, #0
 8003a54:	613b      	str	r3, [r7, #16]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	613b      	str	r3, [r7, #16]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	613b      	str	r3, [r7, #16]
 8003a66:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	330c      	adds	r3, #12
 8003a6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	e853 3f00 	ldrex	r3, [r3]
 8003a76:	617b      	str	r3, [r7, #20]
   return(result);
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	f043 0310 	orr.w	r3, r3, #16
 8003a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	330c      	adds	r3, #12
 8003a86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a88:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8c:	6a39      	ldr	r1, [r7, #32]
 8003a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a90:	e841 2300 	strex	r3, r2, [r1]
 8003a94:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1e5      	bne.n	8003a68 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8003a9c:	e002      	b.n	8003aa4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8003aa4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003aa8:	e000      	b.n	8003aac <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8003aaa:	2302      	movs	r3, #2
  }
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3730      	adds	r7, #48	@ 0x30
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b09a      	sub	sp, #104	@ 0x68
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	330c      	adds	r3, #12
 8003ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ac6:	e853 3f00 	ldrex	r3, [r3]
 8003aca:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ace:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ad2:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	330c      	adds	r3, #12
 8003ada:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003adc:	657a      	str	r2, [r7, #84]	@ 0x54
 8003ade:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003ae2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003ae4:	e841 2300 	strex	r3, r2, [r1]
 8003ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1e5      	bne.n	8003abc <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3314      	adds	r3, #20
 8003af6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003afa:	e853 3f00 	ldrex	r3, [r3]
 8003afe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b02:	f023 0301 	bic.w	r3, r3, #1
 8003b06:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	3314      	adds	r3, #20
 8003b0e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003b10:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b18:	e841 2300 	strex	r3, r2, [r1]
 8003b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e5      	bne.n	8003af0 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d119      	bne.n	8003b60 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	330c      	adds	r3, #12
 8003b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	e853 3f00 	ldrex	r3, [r3]
 8003b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f023 0310 	bic.w	r3, r3, #16
 8003b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	330c      	adds	r3, #12
 8003b4a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003b4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b54:	e841 2300 	strex	r3, r2, [r1]
 8003b58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1e5      	bne.n	8003b2c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d03f      	beq.n	8003bee <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3314      	adds	r3, #20
 8003b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	3314      	adds	r3, #20
 8003b8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b8e:	61ba      	str	r2, [r7, #24]
 8003b90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b92:	6979      	ldr	r1, [r7, #20]
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	e841 2300 	strex	r3, r2, [r1]
 8003b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1e5      	bne.n	8003b6e <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d013      	beq.n	8003bd2 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bae:	4a19      	ldr	r2, [pc, #100]	@ (8003c14 <HAL_UART_AbortReceive_IT+0x160>)
 8003bb0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fd fef2 	bl	80019a0 <HAL_DMA_Abort_IT>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d022      	beq.n	8003c08 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4798      	blx	r3
 8003bd0:	e01a      	b.n	8003c08 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 faba 	bl	8004160 <HAL_UART_AbortReceiveCpltCallback>
 8003bec:	e00c      	b.n	8003c08 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 faac 	bl	8004160 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3768      	adds	r7, #104	@ 0x68
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	0800480b 	.word	0x0800480b

08003c18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b0ba      	sub	sp, #232	@ 0xe8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c4e:	f003 030f 	and.w	r3, r3, #15
 8003c52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003c56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10f      	bne.n	8003c7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c62:	f003 0320 	and.w	r3, r3, #32
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d009      	beq.n	8003c7e <HAL_UART_IRQHandler+0x66>
 8003c6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c6e:	f003 0320 	and.w	r3, r3, #32
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 fe46 	bl	8004908 <UART_Receive_IT>
      return;
 8003c7c:	e25b      	b.n	8004136 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 80de 	beq.w	8003e44 <HAL_UART_IRQHandler+0x22c>
 8003c88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d106      	bne.n	8003ca2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c98:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 80d1 	beq.w	8003e44 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00b      	beq.n	8003cc6 <HAL_UART_IRQHandler+0xae>
 8003cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d005      	beq.n	8003cc6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbe:	f043 0201 	orr.w	r2, r3, #1
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00b      	beq.n	8003cea <HAL_UART_IRQHandler+0xd2>
 8003cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	f043 0202 	orr.w	r2, r3, #2
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00b      	beq.n	8003d0e <HAL_UART_IRQHandler+0xf6>
 8003cf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d005      	beq.n	8003d0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d06:	f043 0204 	orr.w	r2, r3, #4
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d011      	beq.n	8003d3e <HAL_UART_IRQHandler+0x126>
 8003d1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d105      	bne.n	8003d32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d005      	beq.n	8003d3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d36:	f043 0208 	orr.w	r2, r3, #8
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f000 81f2 	beq.w	800412c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d008      	beq.n	8003d66 <HAL_UART_IRQHandler+0x14e>
 8003d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d58:	f003 0320 	and.w	r3, r3, #32
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d002      	beq.n	8003d66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 fdd1 	bl	8004908 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	bf14      	ite	ne
 8003d74:	2301      	movne	r3, #1
 8003d76:	2300      	moveq	r3, #0
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d103      	bne.n	8003d92 <HAL_UART_IRQHandler+0x17a>
 8003d8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d04f      	beq.n	8003e32 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fcc3 	bl	800471e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d041      	beq.n	8003e2a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	3314      	adds	r3, #20
 8003dac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003db4:	e853 3f00 	ldrex	r3, [r3]
 8003db8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003dbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003dc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3314      	adds	r3, #20
 8003dce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003dd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003dd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003dde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003de2:	e841 2300 	strex	r3, r2, [r1]
 8003de6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003dea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1d9      	bne.n	8003da6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d013      	beq.n	8003e22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfe:	4a7e      	ldr	r2, [pc, #504]	@ (8003ff8 <HAL_UART_IRQHandler+0x3e0>)
 8003e00:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fd fdca 	bl	80019a0 <HAL_DMA_Abort_IT>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d016      	beq.n	8003e40 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e20:	e00e      	b.n	8003e40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f002 ff56 	bl	8006cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e28:	e00a      	b.n	8003e40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f002 ff52 	bl	8006cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e30:	e006      	b.n	8003e40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f002 ff4e 	bl	8006cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003e3e:	e175      	b.n	800412c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e40:	bf00      	nop
    return;
 8003e42:	e173      	b.n	800412c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	f040 814f 	bne.w	80040ec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e52:	f003 0310 	and.w	r3, r3, #16
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 8148 	beq.w	80040ec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 8141 	beq.w	80040ec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	60bb      	str	r3, [r7, #8]
 8003e7e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f000 80b6 	beq.w	8003ffc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 8145 	beq.w	8004130 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003eaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	f080 813e 	bcs.w	8004130 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003eba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2b20      	cmp	r3, #32
 8003ec4:	f000 8088 	beq.w	8003fd8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	330c      	adds	r3, #12
 8003ece:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ed6:	e853 3f00 	ldrex	r3, [r3]
 8003eda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ede:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ee2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ee6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	330c      	adds	r3, #12
 8003ef0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003ef4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ef8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003f00:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003f0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1d9      	bne.n	8003ec8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3314      	adds	r3, #20
 8003f1a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f1e:	e853 3f00 	ldrex	r3, [r3]
 8003f22:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003f24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f26:	f023 0301 	bic.w	r3, r3, #1
 8003f2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3314      	adds	r3, #20
 8003f34:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f38:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003f3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003f40:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003f44:	e841 2300 	strex	r3, r2, [r1]
 8003f48:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003f4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1e1      	bne.n	8003f14 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3314      	adds	r3, #20
 8003f56:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f5a:	e853 3f00 	ldrex	r3, [r3]
 8003f5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003f60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3314      	adds	r3, #20
 8003f70:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f74:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f76:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f78:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f7a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f7c:	e841 2300 	strex	r3, r2, [r1]
 8003f80:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1e3      	bne.n	8003f50 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	330c      	adds	r3, #12
 8003f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fa0:	e853 3f00 	ldrex	r3, [r3]
 8003fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003fa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fa8:	f023 0310 	bic.w	r3, r3, #16
 8003fac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003fba:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003fbc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003fc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003fc2:	e841 2300 	strex	r3, r2, [r1]
 8003fc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003fc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1e3      	bne.n	8003f96 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fd fca8 	bl	8001928 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	4619      	mov	r1, r3
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f002 fec8 	bl	8006d84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ff4:	e09c      	b.n	8004130 <HAL_UART_IRQHandler+0x518>
 8003ff6:	bf00      	nop
 8003ff8:	080047e3 	.word	0x080047e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004004:	b29b      	uxth	r3, r3
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 808e 	beq.w	8004134 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004018:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800401c:	2b00      	cmp	r3, #0
 800401e:	f000 8089 	beq.w	8004134 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402c:	e853 3f00 	ldrex	r3, [r3]
 8004030:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004038:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	330c      	adds	r3, #12
 8004042:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004046:	647a      	str	r2, [r7, #68]	@ 0x44
 8004048:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800404c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1e3      	bne.n	8004022 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	3314      	adds	r3, #20
 8004060:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	e853 3f00 	ldrex	r3, [r3]
 8004068:	623b      	str	r3, [r7, #32]
   return(result);
 800406a:	6a3b      	ldr	r3, [r7, #32]
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3314      	adds	r3, #20
 800407a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800407e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004080:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004086:	e841 2300 	strex	r3, r2, [r1]
 800408a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800408c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1e3      	bne.n	800405a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	330c      	adds	r3, #12
 80040a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	e853 3f00 	ldrex	r3, [r3]
 80040ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0310 	bic.w	r3, r3, #16
 80040b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	330c      	adds	r3, #12
 80040c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80040c4:	61fa      	str	r2, [r7, #28]
 80040c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c8:	69b9      	ldr	r1, [r7, #24]
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	e841 2300 	strex	r3, r2, [r1]
 80040d0:	617b      	str	r3, [r7, #20]
   return(result);
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1e3      	bne.n	80040a0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040e2:	4619      	mov	r1, r3
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f002 fe4d 	bl	8006d84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040ea:	e023      	b.n	8004134 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d009      	beq.n	800410c <HAL_UART_IRQHandler+0x4f4>
 80040f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004100:	2b00      	cmp	r3, #0
 8004102:	d003      	beq.n	800410c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 fb98 	bl	800483a <UART_Transmit_IT>
    return;
 800410a:	e014      	b.n	8004136 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800410c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00e      	beq.n	8004136 <HAL_UART_IRQHandler+0x51e>
 8004118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800411c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004120:	2b00      	cmp	r3, #0
 8004122:	d008      	beq.n	8004136 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 fbd7 	bl	80048d8 <UART_EndTransmit_IT>
    return;
 800412a:	e004      	b.n	8004136 <HAL_UART_IRQHandler+0x51e>
    return;
 800412c:	bf00      	nop
 800412e:	e002      	b.n	8004136 <HAL_UART_IRQHandler+0x51e>
      return;
 8004130:	bf00      	nop
 8004132:	e000      	b.n	8004136 <HAL_UART_IRQHandler+0x51e>
      return;
 8004134:	bf00      	nop
  }
}
 8004136:	37e8      	adds	r7, #232	@ 0xe8
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	bc80      	pop	{r7}
 800414c:	4770      	bx	lr

0800414e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800414e:	b480      	push	{r7}
 8004150:	b083      	sub	sp, #12
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	bc80      	pop	{r7}
 8004170:	4770      	bx	lr

08004172 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8004172:	b480      	push	{r7}
 8004174:	b085      	sub	sp, #20
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8004188:	2302      	movs	r3, #2
 800418a:	e020      	b.n	80041ce <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2224      	movs	r2, #36	@ 0x24
 8004198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 030c 	bic.w	r3, r3, #12
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f043 0308 	orr.w	r3, r3, #8
 80041b2:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2220      	movs	r2, #32
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bc80      	pop	{r7}
 80041d6:	4770      	bx	lr

080041d8 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d101      	bne.n	80041f2 <HAL_HalfDuplex_EnableReceiver+0x1a>
 80041ee:	2302      	movs	r3, #2
 80041f0:	e020      	b.n	8004234 <HAL_HalfDuplex_EnableReceiver+0x5c>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2224      	movs	r2, #36	@ 0x24
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f023 030c 	bic.w	r3, r3, #12
 8004210:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f043 0304 	orr.w	r3, r3, #4
 8004218:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	bc80      	pop	{r7}
 800423c:	4770      	bx	lr

0800423e <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800423e:	b480      	push	{r7}
 8004240:	b085      	sub	sp, #20
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	2300      	movs	r3, #0
 800424c:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004254:	b2db      	uxtb	r3, r3
 8004256:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800425e:	b2db      	uxtb	r3, r3
 8004260:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	b2da      	uxtb	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	b2db      	uxtb	r3, r3
 800426a:	4313      	orrs	r3, r2
 800426c:	b2db      	uxtb	r3, r3
}
 800426e:	4618      	mov	r0, r3
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b090      	sub	sp, #64	@ 0x40
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0320 	and.w	r3, r3, #32
 8004290:	2b00      	cmp	r3, #0
 8004292:	d137      	bne.n	8004304 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004296:	2200      	movs	r2, #0
 8004298:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800429a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	3314      	adds	r3, #20
 80042a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a4:	e853 3f00 	ldrex	r3, [r3]
 80042a8:	623b      	str	r3, [r7, #32]
   return(result);
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	3314      	adds	r3, #20
 80042b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80042ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80042bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042c2:	e841 2300 	strex	r3, r2, [r1]
 80042c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1e5      	bne.n	800429a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	330c      	adds	r3, #12
 80042d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	330c      	adds	r3, #12
 80042ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80042ee:	61fa      	str	r2, [r7, #28]
 80042f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	69b9      	ldr	r1, [r7, #24]
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	e841 2300 	strex	r3, r2, [r1]
 80042fa:	617b      	str	r3, [r7, #20]
   return(result);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1e5      	bne.n	80042ce <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004302:	e002      	b.n	800430a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004304:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004306:	f002 fc3d 	bl	8006b84 <HAL_UART_TxCpltCallback>
}
 800430a:	bf00      	nop
 800430c:	3740      	adds	r7, #64	@ 0x40
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b084      	sub	sp, #16
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f7ff ff0b 	bl	800413c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004326:	bf00      	nop
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b09c      	sub	sp, #112	@ 0x70
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0320 	and.w	r3, r3, #32
 8004346:	2b00      	cmp	r3, #0
 8004348:	d172      	bne.n	8004430 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800434a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800434c:	2200      	movs	r2, #0
 800434e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	330c      	adds	r3, #12
 8004356:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004362:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004366:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	330c      	adds	r3, #12
 800436e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004370:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004372:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004376:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800437e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e5      	bne.n	8004350 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004384:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	3314      	adds	r3, #20
 800438a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004396:	f023 0301 	bic.w	r3, r3, #1
 800439a:	667b      	str	r3, [r7, #100]	@ 0x64
 800439c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	3314      	adds	r3, #20
 80043a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80043a4:	647a      	str	r2, [r7, #68]	@ 0x44
 80043a6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e5      	bne.n	8004384 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3314      	adds	r3, #20
 80043be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c2:	e853 3f00 	ldrex	r3, [r3]
 80043c6:	623b      	str	r3, [r7, #32]
   return(result);
 80043c8:	6a3b      	ldr	r3, [r7, #32]
 80043ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80043d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	3314      	adds	r3, #20
 80043d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80043d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80043da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043e0:	e841 2300 	strex	r3, r2, [r1]
 80043e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80043e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e5      	bne.n	80043b8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80043ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043ee:	2220      	movs	r2, #32
 80043f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d119      	bne.n	8004430 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	330c      	adds	r3, #12
 8004402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	e853 3f00 	ldrex	r3, [r3]
 800440a:	60fb      	str	r3, [r7, #12]
   return(result);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f023 0310 	bic.w	r3, r3, #16
 8004412:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004414:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	330c      	adds	r3, #12
 800441a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800441c:	61fa      	str	r2, [r7, #28]
 800441e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004420:	69b9      	ldr	r1, [r7, #24]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	e841 2300 	strex	r3, r2, [r1]
 8004428:	617b      	str	r3, [r7, #20]
   return(result);
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1e5      	bne.n	80043fc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004432:	2200      	movs	r2, #0
 8004434:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800443a:	2b01      	cmp	r3, #1
 800443c:	d106      	bne.n	800444c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800443e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004440:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004442:	4619      	mov	r1, r3
 8004444:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004446:	f002 fc9d 	bl	8006d84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800444a:	e002      	b.n	8004452 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800444c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800444e:	f002 fbd7 	bl	8006c00 <HAL_UART_RxCpltCallback>
}
 8004452:	bf00      	nop
 8004454:	3770      	adds	r7, #112	@ 0x70
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b084      	sub	sp, #16
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2201      	movs	r2, #1
 800446c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	2b01      	cmp	r3, #1
 8004474:	d108      	bne.n	8004488 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800447a:	085b      	lsrs	r3, r3, #1
 800447c:	b29b      	uxth	r3, r3
 800447e:	4619      	mov	r1, r3
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f002 fc7f 	bl	8006d84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004486:	e002      	b.n	800448e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004488:	68f8      	ldr	r0, [r7, #12]
 800448a:	f7ff fe60 	bl	800414e <HAL_UART_RxHalfCpltCallback>
}
 800448e:	bf00      	nop
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b084      	sub	sp, #16
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	bf14      	ite	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	2300      	moveq	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b21      	cmp	r3, #33	@ 0x21
 80044c8:	d108      	bne.n	80044dc <UART_DMAError+0x46>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2200      	movs	r2, #0
 80044d4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80044d6:	68b8      	ldr	r0, [r7, #8]
 80044d8:	f000 f8fa 	bl	80046d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	bf14      	ite	ne
 80044ea:	2301      	movne	r3, #1
 80044ec:	2300      	moveq	r3, #0
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b22      	cmp	r3, #34	@ 0x22
 80044fc:	d108      	bne.n	8004510 <UART_DMAError+0x7a>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d005      	beq.n	8004510 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2200      	movs	r2, #0
 8004508:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800450a:	68b8      	ldr	r0, [r7, #8]
 800450c:	f000 f907 	bl	800471e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004514:	f043 0210 	orr.w	r2, r3, #16
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800451c:	68b8      	ldr	r0, [r7, #8]
 800451e:	f002 fbd9 	bl	8006cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004522:	bf00      	nop
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800452a:	b480      	push	{r7}
 800452c:	b085      	sub	sp, #20
 800452e:	af00      	add	r7, sp, #0
 8004530:	60f8      	str	r0, [r7, #12]
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	4613      	mov	r3, r2
 8004536:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	88fa      	ldrh	r2, [r7, #6]
 8004542:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	88fa      	ldrh	r2, [r7, #6]
 8004548:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2222      	movs	r2, #34	@ 0x22
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d007      	beq.n	8004570 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68da      	ldr	r2, [r3, #12]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800456e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695a      	ldr	r2, [r3, #20]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f042 0201 	orr.w	r2, r2, #1
 800457e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68da      	ldr	r2, [r3, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0220 	orr.w	r2, r2, #32
 800458e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	bc80      	pop	{r7}
 800459a:	4770      	bx	lr

0800459c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b098      	sub	sp, #96	@ 0x60
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	4613      	mov	r3, r2
 80045a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	88fa      	ldrh	r2, [r7, #6]
 80045b4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2222      	movs	r2, #34	@ 0x22
 80045c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c8:	4a3e      	ldr	r2, [pc, #248]	@ (80046c4 <UART_Start_Receive_DMA+0x128>)
 80045ca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d0:	4a3d      	ldr	r2, [pc, #244]	@ (80046c8 <UART_Start_Receive_DMA+0x12c>)
 80045d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d8:	4a3c      	ldr	r2, [pc, #240]	@ (80046cc <UART_Start_Receive_DMA+0x130>)
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e0:	2200      	movs	r2, #0
 80045e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80045e4:	f107 0308 	add.w	r3, r7, #8
 80045e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3304      	adds	r3, #4
 80045f4:	4619      	mov	r1, r3
 80045f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	88fb      	ldrh	r3, [r7, #6]
 80045fc:	f7fd f934 	bl	8001868 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004600:	2300      	movs	r3, #0
 8004602:	613b      	str	r3, [r7, #16]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d019      	beq.n	8004652 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	330c      	adds	r3, #12
 8004624:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004628:	e853 3f00 	ldrex	r3, [r3]
 800462c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800462e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004634:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	330c      	adds	r3, #12
 800463c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800463e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004640:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004642:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004644:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004646:	e841 2300 	strex	r3, r2, [r1]
 800464a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800464c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1e5      	bne.n	800461e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	3314      	adds	r3, #20
 8004658:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004664:	f043 0301 	orr.w	r3, r3, #1
 8004668:	657b      	str	r3, [r7, #84]	@ 0x54
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3314      	adds	r3, #20
 8004670:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004672:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004674:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004678:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e5      	bne.n	8004652 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3314      	adds	r3, #20
 800468c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	617b      	str	r3, [r7, #20]
   return(result);
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800469c:	653b      	str	r3, [r7, #80]	@ 0x50
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3314      	adds	r3, #20
 80046a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80046a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80046a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6a39      	ldr	r1, [r7, #32]
 80046ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e5      	bne.n	8004686 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3760      	adds	r7, #96	@ 0x60
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	0800432f 	.word	0x0800432f
 80046c8:	0800445b 	.word	0x0800445b
 80046cc:	08004497 	.word	0x08004497

080046d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b089      	sub	sp, #36	@ 0x24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	330c      	adds	r3, #12
 80046de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	e853 3f00 	ldrex	r3, [r3]
 80046e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80046ee:	61fb      	str	r3, [r7, #28]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	330c      	adds	r3, #12
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	61ba      	str	r2, [r7, #24]
 80046fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fc:	6979      	ldr	r1, [r7, #20]
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	e841 2300 	strex	r3, r2, [r1]
 8004704:	613b      	str	r3, [r7, #16]
   return(result);
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1e5      	bne.n	80046d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2220      	movs	r2, #32
 8004710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004714:	bf00      	nop
 8004716:	3724      	adds	r7, #36	@ 0x24
 8004718:	46bd      	mov	sp, r7
 800471a:	bc80      	pop	{r7}
 800471c:	4770      	bx	lr

0800471e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800471e:	b480      	push	{r7}
 8004720:	b095      	sub	sp, #84	@ 0x54
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	330c      	adds	r3, #12
 800472c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004730:	e853 3f00 	ldrex	r3, [r3]
 8004734:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004738:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800473c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	330c      	adds	r3, #12
 8004744:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004746:	643a      	str	r2, [r7, #64]	@ 0x40
 8004748:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800474a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800474c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800474e:	e841 2300 	strex	r3, r2, [r1]
 8004752:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1e5      	bne.n	8004726 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3314      	adds	r3, #20
 8004760:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004762:	6a3b      	ldr	r3, [r7, #32]
 8004764:	e853 3f00 	ldrex	r3, [r3]
 8004768:	61fb      	str	r3, [r7, #28]
   return(result);
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	f023 0301 	bic.w	r3, r3, #1
 8004770:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	3314      	adds	r3, #20
 8004778:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800477a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004780:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004782:	e841 2300 	strex	r3, r2, [r1]
 8004786:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1e5      	bne.n	800475a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004792:	2b01      	cmp	r3, #1
 8004794:	d119      	bne.n	80047ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	330c      	adds	r3, #12
 800479c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	e853 3f00 	ldrex	r3, [r3]
 80047a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f023 0310 	bic.w	r3, r3, #16
 80047ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	330c      	adds	r3, #12
 80047b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047b6:	61ba      	str	r2, [r7, #24]
 80047b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ba:	6979      	ldr	r1, [r7, #20]
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	e841 2300 	strex	r3, r2, [r1]
 80047c2:	613b      	str	r3, [r7, #16]
   return(result);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e5      	bne.n	8004796 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2220      	movs	r2, #32
 80047ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047d8:	bf00      	nop
 80047da:	3754      	adds	r7, #84	@ 0x54
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc80      	pop	{r7}
 80047e0:	4770      	bx	lr

080047e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b084      	sub	sp, #16
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f002 fa69 	bl	8006cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004802:	bf00      	nop
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b084      	sub	sp, #16
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004816:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f7ff fc97 	bl	8004160 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800483a:	b480      	push	{r7}
 800483c:	b085      	sub	sp, #20
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b21      	cmp	r3, #33	@ 0x21
 800484c:	d13e      	bne.n	80048cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004856:	d114      	bne.n	8004882 <UART_Transmit_IT+0x48>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d110      	bne.n	8004882 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	881b      	ldrh	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004874:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	1c9a      	adds	r2, r3, #2
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	621a      	str	r2, [r3, #32]
 8004880:	e008      	b.n	8004894 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	1c59      	adds	r1, r3, #1
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6211      	str	r1, [r2, #32]
 800488c:	781a      	ldrb	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29b      	uxth	r3, r3
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	4619      	mov	r1, r3
 80048a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10f      	bne.n	80048c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68da      	ldr	r2, [r3, #12]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048c8:	2300      	movs	r3, #0
 80048ca:	e000      	b.n	80048ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048cc:	2302      	movs	r3, #2
  }
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bc80      	pop	{r7}
 80048d6:	4770      	bx	lr

080048d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2220      	movs	r2, #32
 80048f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f002 f943 	bl	8006b84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3708      	adds	r7, #8
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b08c      	sub	sp, #48	@ 0x30
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b22      	cmp	r3, #34	@ 0x22
 800491a:	f040 80ae 	bne.w	8004a7a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004926:	d117      	bne.n	8004958 <UART_Receive_IT+0x50>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d113      	bne.n	8004958 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004930:	2300      	movs	r3, #0
 8004932:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004938:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	b29b      	uxth	r3, r3
 8004942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004946:	b29a      	uxth	r2, r3
 8004948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	1c9a      	adds	r2, r3, #2
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	629a      	str	r2, [r3, #40]	@ 0x28
 8004956:	e026      	b.n	80049a6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800495e:	2300      	movs	r3, #0
 8004960:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800496a:	d007      	beq.n	800497c <UART_Receive_IT+0x74>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10a      	bne.n	800498a <UART_Receive_IT+0x82>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d106      	bne.n	800498a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	b2da      	uxtb	r2, r3
 8004984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004986:	701a      	strb	r2, [r3, #0]
 8004988:	e008      	b.n	800499c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	b2db      	uxtb	r3, r3
 8004992:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004996:	b2da      	uxtb	r2, r3
 8004998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a0:	1c5a      	adds	r2, r3, #1
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	4619      	mov	r1, r3
 80049b4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d15d      	bne.n	8004a76 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0220 	bic.w	r2, r2, #32
 80049c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695a      	ldr	r2, [r3, #20]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0201 	bic.w	r2, r2, #1
 80049e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2220      	movs	r2, #32
 80049ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d135      	bne.n	8004a6c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	330c      	adds	r3, #12
 8004a0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	e853 3f00 	ldrex	r3, [r3]
 8004a14:	613b      	str	r3, [r7, #16]
   return(result);
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f023 0310 	bic.w	r3, r3, #16
 8004a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	330c      	adds	r3, #12
 8004a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a26:	623a      	str	r2, [r7, #32]
 8004a28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2a:	69f9      	ldr	r1, [r7, #28]
 8004a2c:	6a3a      	ldr	r2, [r7, #32]
 8004a2e:	e841 2300 	strex	r3, r2, [r1]
 8004a32:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1e5      	bne.n	8004a06 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0310 	and.w	r3, r3, #16
 8004a44:	2b10      	cmp	r3, #16
 8004a46:	d10a      	bne.n	8004a5e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60fb      	str	r3, [r7, #12]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a62:	4619      	mov	r1, r3
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f002 f98d 	bl	8006d84 <HAL_UARTEx_RxEventCallback>
 8004a6a:	e002      	b.n	8004a72 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f002 f8c7 	bl	8006c00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	e002      	b.n	8004a7c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a76:	2300      	movs	r3, #0
 8004a78:	e000      	b.n	8004a7c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a7a:	2302      	movs	r3, #2
  }
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3730      	adds	r7, #48	@ 0x30
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	430a      	orrs	r2, r1
 8004aa0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689a      	ldr	r2, [r3, #8]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004abe:	f023 030c 	bic.w	r3, r3, #12
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6812      	ldr	r2, [r2, #0]
 8004ac6:	68b9      	ldr	r1, [r7, #8]
 8004ac8:	430b      	orrs	r3, r1
 8004aca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	699a      	ldr	r2, [r3, #24]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8004b98 <UART_SetConfig+0x114>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d103      	bne.n	8004af4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004aec:	f7fe f96a 	bl	8002dc4 <HAL_RCC_GetPCLK2Freq>
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	e002      	b.n	8004afa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004af4:	f7fe f952 	bl	8002d9c <HAL_RCC_GetPCLK1Freq>
 8004af8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009a      	lsls	r2, r3, #2
 8004b04:	441a      	add	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b10:	4a22      	ldr	r2, [pc, #136]	@ (8004b9c <UART_SetConfig+0x118>)
 8004b12:	fba2 2303 	umull	r2, r3, r2, r3
 8004b16:	095b      	lsrs	r3, r3, #5
 8004b18:	0119      	lsls	r1, r3, #4
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	4413      	add	r3, r2
 8004b22:	009a      	lsls	r2, r3, #2
 8004b24:	441a      	add	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b30:	4b1a      	ldr	r3, [pc, #104]	@ (8004b9c <UART_SetConfig+0x118>)
 8004b32:	fba3 0302 	umull	r0, r3, r3, r2
 8004b36:	095b      	lsrs	r3, r3, #5
 8004b38:	2064      	movs	r0, #100	@ 0x64
 8004b3a:	fb00 f303 	mul.w	r3, r0, r3
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	011b      	lsls	r3, r3, #4
 8004b42:	3332      	adds	r3, #50	@ 0x32
 8004b44:	4a15      	ldr	r2, [pc, #84]	@ (8004b9c <UART_SetConfig+0x118>)
 8004b46:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4a:	095b      	lsrs	r3, r3, #5
 8004b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b50:	4419      	add	r1, r3
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	009a      	lsls	r2, r3, #2
 8004b5c:	441a      	add	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b68:	4b0c      	ldr	r3, [pc, #48]	@ (8004b9c <UART_SetConfig+0x118>)
 8004b6a:	fba3 0302 	umull	r0, r3, r3, r2
 8004b6e:	095b      	lsrs	r3, r3, #5
 8004b70:	2064      	movs	r0, #100	@ 0x64
 8004b72:	fb00 f303 	mul.w	r3, r0, r3
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	3332      	adds	r3, #50	@ 0x32
 8004b7c:	4a07      	ldr	r2, [pc, #28]	@ (8004b9c <UART_SetConfig+0x118>)
 8004b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b82:	095b      	lsrs	r3, r3, #5
 8004b84:	f003 020f 	and.w	r2, r3, #15
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	440a      	add	r2, r1
 8004b8e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b90:	bf00      	nop
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	40013800 	.word	0x40013800
 8004b9c:	51eb851f 	.word	0x51eb851f

08004ba0 <EE_Init>:
  * @return Boolean value indicating the success of the initialization:
  *       - true: Initialization successful.
  *       - false: Initialization failed.
  */
bool EE_Init(void *pData, uint32_t Size)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8004baa:	2300      	movs	r3, #0
 8004bac:	73fb      	strb	r3, [r7, #15]
  do
  {
    if ((pData == NULL) || (Size == 0))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d033      	beq.n	8004c1c <EE_Init+0x7c>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d030      	beq.n	8004c1c <EE_Init+0x7c>
      break;    
    }
#if EE_MANUAL_CONFIG == false
#if (EE_ERASE == EE_ERASE_PAGE_NUMBER) || (EE_ERASE == EE_ERASE_PAGE_ADDRESS)
#ifdef FLASH_PAGE_SIZE
    eeHandle.PageSectorSize = FLASH_PAGE_SIZE;
 8004bba:	4b1b      	ldr	r3, [pc, #108]	@ (8004c28 <EE_Init+0x88>)
 8004bbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bc0:	609a      	str	r2, [r3, #8]
#if defined FLASH_BANK_2
    eeHandle.BankNumber = FLASH_BANK_2;
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize / 2) - 1);
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * (eeHandle.PageSectorNumber * 2 + 1));
#elif defined FLASH_BANK_1
    eeHandle.BankNumber = FLASH_BANK_1;
 8004bc2:	4b19      	ldr	r3, [pc, #100]	@ (8004c28 <EE_Init+0x88>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	745a      	strb	r2, [r3, #17]
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize) - 1);
 8004bc8:	4b18      	ldr	r3, [pc, #96]	@ (8004c2c <EE_Init+0x8c>)
 8004bca:	881b      	ldrh	r3, [r3, #0]
 8004bcc:	029a      	lsls	r2, r3, #10
 8004bce:	4b16      	ldr	r3, [pc, #88]	@ (8004c28 <EE_Init+0x88>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	4b12      	ldr	r3, [pc, #72]	@ (8004c28 <EE_Init+0x88>)
 8004bde:	741a      	strb	r2, [r3, #16]
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * eeHandle.PageSectorNumber);
 8004be0:	4b11      	ldr	r3, [pc, #68]	@ (8004c28 <EE_Init+0x88>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4a10      	ldr	r2, [pc, #64]	@ (8004c28 <EE_Init+0x88>)
 8004be6:	7c12      	ldrb	r2, [r2, #16]
 8004be8:	fb02 f303 	mul.w	r3, r2, r3
 8004bec:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8004bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8004c28 <EE_Init+0x88>)
 8004bf2:	60d3      	str	r3, [r2, #12]
    eeHandle.PageSectorNumber = EE_SELECTED_PAGE_SECTOR_NUMBER;
    eeHandle.PageSectorSize = EE_SELECTED_PAGE_SECTOR_SIZE;
    eeHandle.Address = EE_SELECTED_ADDRESS;
#endif
    /* checking size of eeprom area*/
    if (Size > eeHandle.PageSectorSize)
 8004bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8004c28 <EE_Init+0x88>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d906      	bls.n	8004c0c <EE_Init+0x6c>
    {
      eeHandle.Size = 0;
 8004bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8004c28 <EE_Init+0x88>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	605a      	str	r2, [r3, #4]
      eeHandle.pData = NULL;
 8004c04:	4b08      	ldr	r3, [pc, #32]	@ (8004c28 <EE_Init+0x88>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	601a      	str	r2, [r3, #0]
      break;
 8004c0a:	e007      	b.n	8004c1c <EE_Init+0x7c>
    }
    eeHandle.Size = Size;
 8004c0c:	4a06      	ldr	r2, [pc, #24]	@ (8004c28 <EE_Init+0x88>)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	6053      	str	r3, [r2, #4]
    eeHandle.pData = (uint8_t*)pData;
 8004c12:	4a05      	ldr	r2, [pc, #20]	@ (8004c28 <EE_Init+0x88>)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6013      	str	r3, [r2, #0]
    answer = true;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	73fb      	strb	r3, [r7, #15]

  } while (0);

  return answer;
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr
 8004c28:	200006c0 	.word	0x200006c0
 8004c2c:	1ffff7e0 	.word	0x1ffff7e0

08004c30 <EE_Format>:
  * @return bool Boolean value indicating the success of the operation:
  *     - true: Formatting successful.
  *     - false: Formatting failed.
  */
bool EE_Format(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
  bool answer = false;
 8004c36:	2300      	movs	r3, #0
 8004c38:	75fb      	strb	r3, [r7, #23]
  uint32_t error;
  FLASH_EraseInitTypeDef flashErase;
  do
  {
    HAL_FLASH_Unlock();
 8004c3a:	f7fd f8cd 	bl	8001dd8 <HAL_FLASH_Unlock>
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if EE_ERASE == EE_ERASE_PAGE_ADDRESS
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	603b      	str	r3, [r7, #0]
    flashErase.PageAddress = eeHandle.Address;
 8004c42:	4b11      	ldr	r3, [pc, #68]	@ (8004c88 <EE_Format+0x58>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	60bb      	str	r3, [r7, #8]
    flashErase.NbPages = 1;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	60fb      	str	r3, [r7, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
    flashErase.Sector = eeHandle.PageSectorNumber;
    flashErase.NbSectors = 1;
#endif
#if (defined FLASH_BANK_1) || (defined FLASH_BANK_2)
    flashErase.Banks = eeHandle.BankNumber;
 8004c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8004c88 <EE_Format+0x58>)
 8004c4e:	7c5b      	ldrb	r3, [r3, #17]
 8004c50:	607b      	str	r3, [r7, #4]
#endif
#ifdef FLASH_VOLTAGE_RANGE_3
    flashErase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
#endif
    /* erasing page/sector */
    if (HAL_FLASHEx_Erase(&flashErase, &error) != HAL_OK)
 8004c52:	f107 0210 	add.w	r2, r7, #16
 8004c56:	463b      	mov	r3, r7
 8004c58:	4611      	mov	r1, r2
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7fd f9a4 	bl	8001fa8 <HAL_FLASHEx_Erase>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <EE_Format+0x44>
    {
      break;
    }
    /* checking result */
    if (error != 0xFFFFFFFF)
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c6c:	d104      	bne.n	8004c78 <EE_Format+0x48>
    {
      break;
    }
    answer = true;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	75fb      	strb	r3, [r7, #23]
 8004c72:	e002      	b.n	8004c7a <EE_Format+0x4a>
      break;
 8004c74:	bf00      	nop
 8004c76:	e000      	b.n	8004c7a <EE_Format+0x4a>
      break;
 8004c78:	bf00      	nop

  } while (0);

  HAL_FLASH_Lock();
 8004c7a:	f7fd f8d3 	bl	8001e24 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3718      	adds	r7, #24
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	200006c0 	.word	0x200006c0

08004c8c <EE_Read>:
  * @brief Reads data from the EEPROM emulation area.
  * @note This function reads data from the EEPROM emulation area
  *  and loads it into the specified storage pointer.
  */
void EE_Read(void)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
  uint8_t *data = eeHandle.pData;
 8004c92:	4b10      	ldr	r3, [pc, #64]	@ (8004cd4 <EE_Read+0x48>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	607b      	str	r3, [r7, #4]
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
  if (data != NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d015      	beq.n	8004cca <EE_Read+0x3e>
  {
    /* reading flash */
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	603b      	str	r3, [r7, #0]
 8004ca2:	e00d      	b.n	8004cc0 <EE_Read+0x34>
    {
      *data = (*(__IO uint8_t*) (eeHandle.Address + i));
 8004ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd4 <EE_Read+0x48>)
 8004ca6:	68da      	ldr	r2, [r3, #12]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	4413      	add	r3, r2
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	b2da      	uxtb	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	701a      	strb	r2, [r3, #0]
      data++;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	607b      	str	r3, [r7, #4]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	4b04      	ldr	r3, [pc, #16]	@ (8004cd4 <EE_Read+0x48>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	683a      	ldr	r2, [r7, #0]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d3ec      	bcc.n	8004ca4 <EE_Read+0x18>
  }
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Enable();
#endif
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr
 8004cd4:	200006c0 	.word	0x200006c0

08004cd8 <EE_Write>:
  * @brief Writes data to the EEPROM emulation area.
  * @note This function writes data to the EEPROM emulation area.
  * @retval true if the write operation is successful, false otherwise.
  */
bool EE_Write(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
  bool answer = true;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	75fb      	strb	r3, [r7, #23]
  uint8_t *data = eeHandle.pData;
 8004ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8004d9c <EE_Write+0xc4>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	613b      	str	r3, [r7, #16]
  do
  {
    /* checking eeprom is initialize correctly */
    if (data == NULL)
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d102      	bne.n	8004cf4 <EE_Write+0x1c>
    {
      answer = false;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	75fb      	strb	r3, [r7, #23]
      break;
 8004cf2:	e04b      	b.n	8004d8c <EE_Write+0xb4>
    }
    /* formating flash area before writing */
    if (EE_Format() == false)
 8004cf4:	f7ff ff9c 	bl	8004c30 <EE_Format>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f083 0301 	eor.w	r3, r3, #1
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <EE_Write+0x32>
    {
      answer = false;
 8004d04:	2300      	movs	r3, #0
 8004d06:	75fb      	strb	r3, [r7, #23]
      break;
 8004d08:	e040      	b.n	8004d8c <EE_Write+0xb4>
    }
    HAL_FLASH_Unlock();
 8004d0a:	f7fd f865 	bl	8001dd8 <HAL_FLASH_Unlock>
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if (defined FLASH_TYPEPROGRAM_HALFWORD)
    /* writing buffer to flash */
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60fb      	str	r3, [r7, #12]
 8004d12:	e018      	b.n	8004d46 <EE_Write+0x6e>
    {
      uint64_t halfWord;
      memcpy((uint8_t*)&halfWord, data, 2);
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	881b      	ldrh	r3, [r3, #0]
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	803b      	strh	r3, [r7, #0]
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, eeHandle.Address + i, halfWord) != HAL_OK)
 8004d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8004d9c <EE_Write+0xc4>)
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	18d1      	adds	r1, r2, r3
 8004d24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d28:	2001      	movs	r0, #1
 8004d2a:	f7fc ffe5 	bl	8001cf8 <HAL_FLASH_Program>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d002      	beq.n	8004d3a <EE_Write+0x62>
      {
        answer = false;
 8004d34:	2300      	movs	r3, #0
 8004d36:	75fb      	strb	r3, [r7, #23]
 8004d38:	e00a      	b.n	8004d50 <EE_Write+0x78>
        break;
      }
      data += 2;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	3302      	adds	r3, #2
 8004d3e:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3302      	adds	r3, #2
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	4b15      	ldr	r3, [pc, #84]	@ (8004d9c <EE_Write+0xc4>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d3e1      	bcc.n	8004d14 <EE_Write+0x3c>
      }
      data += FLASH_NB_32BITWORD_IN_FLASHWORD * 4;
    }
#endif
    /* verifying Flash content */
    data = eeHandle.pData;
 8004d50:	4b12      	ldr	r3, [pc, #72]	@ (8004d9c <EE_Write+0xc4>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004d56:	2300      	movs	r3, #0
 8004d58:	60bb      	str	r3, [r7, #8]
 8004d5a:	e012      	b.n	8004d82 <EE_Write+0xaa>
    {
      if (*data != (*(__IO uint8_t*) (eeHandle.Address + i)))
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	781a      	ldrb	r2, [r3, #0]
 8004d60:	4b0e      	ldr	r3, [pc, #56]	@ (8004d9c <EE_Write+0xc4>)
 8004d62:	68d9      	ldr	r1, [r3, #12]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	440b      	add	r3, r1
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d002      	beq.n	8004d76 <EE_Write+0x9e>
      {
        answer = false;
 8004d70:	2300      	movs	r3, #0
 8004d72:	75fb      	strb	r3, [r7, #23]
        break;
 8004d74:	e00a      	b.n	8004d8c <EE_Write+0xb4>
      }
      data++;
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	60bb      	str	r3, [r7, #8]
 8004d82:	4b06      	ldr	r3, [pc, #24]	@ (8004d9c <EE_Write+0xc4>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d3e7      	bcc.n	8004d5c <EE_Write+0x84>
    }

  } while (0);

  HAL_FLASH_Lock();
 8004d8c:	f7fd f84a 	bl	8001e24 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	200006c0 	.word	0x200006c0

08004da0 <HSM_RootHandler>:
uint8_t gucHsmNestLevel;
const char * const apucHsmNestIndent[] = { "", "", "\t", "\t\t", "\t\t\t", "\t\t\t\t"};
#endif // HSM_FEATURE_DEBUG_NESTED_CALL

HSM_EVENT HSM_RootHandler(HSM *This, HSM_EVENT event, void *param)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
              HSM_DEBUG_EVT2STR(event), This->name, This->curState->name, (unsigned long)param);
#else
    HSM_DEBUG("\tEvent:%lx dropped, No Parent handling of %s[%s] param %lx",
              (unsigned long)event, This->name, This->curState->name, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    return HSME_NULL;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bc80      	pop	{r7}
 8004db6:	4770      	bx	lr

08004db8 <HSM_STATE_Create>:
    .name = ":ROOT:",
    .level = 0
};

void HSM_STATE_Create(HSM_STATE *This, const char *name, HSM_FN handler, HSM_STATE *parent)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	603b      	str	r3, [r7, #0]
    if (((void *)0) == parent)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HSM_STATE_Create+0x18>
    {
        parent = (HSM_STATE *)&HSM_ROOT;
 8004dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8004e04 <HSM_STATE_Create+0x4c>)
 8004dce:	603b      	str	r3, [r7, #0]
    }
    This->name = name;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	609a      	str	r2, [r3, #8]
    This->handler = handler;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	605a      	str	r2, [r3, #4]
    This->parent = parent;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	601a      	str	r2, [r3, #0]
    This->level = parent->level + 1;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	7b1b      	ldrb	r3, [r3, #12]
 8004de6:	3301      	adds	r3, #1
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	731a      	strb	r2, [r3, #12]
    if (This->level >= HSM_MAX_DEPTH)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	7b1b      	ldrb	r3, [r3, #12]
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d901      	bls.n	8004dfa <HSM_STATE_Create+0x42>
    {
        HSM_DEBUG("Please increase HSM_MAX_DEPTH > %d", This->level);
        // assert(0, "Please increase HSM_MAX_DEPTH");
        while(1);
 8004df6:	bf00      	nop
 8004df8:	e7fd      	b.n	8004df6 <HSM_STATE_Create+0x3e>
    }
}
 8004dfa:	bf00      	nop
 8004dfc:	3714      	adds	r7, #20
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bc80      	pop	{r7}
 8004e02:	4770      	bx	lr
 8004e04:	0800adf4 	.word	0x0800adf4

08004e08 <HSM_Create>:

void HSM_Create(HSM *This, const char *name, HSM_STATE *initState)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
#endif // HSM_FEATURE_DEBUG_ENABLE
    // Supress warning for unused variable if HSM_FEATURE_DEBUG_ENABLE is not defined
    (void)name;

    // Initialize state
    This->curState = initState;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	601a      	str	r2, [r3, #0]
    // Invoke ENTRY and INIT event
    HSM_DEBUGC1("  %s[%s](ENTRY)", This->name, initState->name);
    This->curState->handler(This, HSME_ENTRY, 0);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f06f 0101 	mvn.w	r1, #1
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	4798      	blx	r3
    HSM_DEBUGC1("  %s[%s](INIT)", This->name, initState->name);
    This->curState->handler(This, HSME_INIT, 0);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f06f 0102 	mvn.w	r1, #2
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	4798      	blx	r3
}
 8004e3a:	bf00      	nop
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <HSM_Run>:
    // This HSM is not in state or parent state
    return 0;
}

void HSM_Run(HSM *This, HSM_EVENT event, void *param)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b086      	sub	sp, #24
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	60f8      	str	r0, [r7, #12]
 8004e4a:	60b9      	str	r1, [r7, #8]
 8004e4c:	607a      	str	r2, [r7, #4]
    gucHsmNestLevel++;
#endif // HSM_FEATURE_DEBUG_ENABLE && HSM_FEATURE_DEBUG_NESTED_CALL

    // This runs the state's event handler and forwards unhandled events to
    // the parent state
    HSM_STATE *state = This->curState;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	617b      	str	r3, [r7, #20]
#ifdef HSM_DEBUG_EVT2STR
    HSM_DEBUGC1("Run %s[%s](evt:%s, param:%08lx)", This->name, state->name, HSM_DEBUG_EVT2STR(event), (unsigned long)param);
#else
    HSM_DEBUGC1("Run %s[%s](evt:%lx, param:%08lx)", This->name, state->name, (unsigned long)event, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    while (event)
 8004e54:	e009      	b.n	8004e6a <HSM_Run+0x28>
    {
        event = state->handler(This, event, param);
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	68b9      	ldr	r1, [r7, #8]
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	4798      	blx	r3
 8004e62:	60b8      	str	r0, [r7, #8]
        state = state->parent;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	617b      	str	r3, [r7, #20]
    while (event)
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1f2      	bne.n	8004e56 <HSM_Run+0x14>
        // Decrement the nesting count
        gucHsmNestLevel--;
    }
#endif // HSM_FEATURE_DEBUG_NESTED_CALL
#endif // HSM_FEATURE_DEBUG_ENABLE
}
 8004e70:	bf00      	nop
 8004e72:	bf00      	nop
 8004e74:	3718      	adds	r7, #24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HSM_Tran>:

void HSM_Tran(HSM *This, HSM_STATE *nextState, void *param, void (*method)(HSM *This, void *param))
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b092      	sub	sp, #72	@ 0x48
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	607a      	str	r2, [r7, #4]
 8004e86:	603b      	str	r3, [r7, #0]
#if HSM_FEATURE_SAFETY_CHECK
    // [optional] Check for illegal call to HSM_Tran in HSME_ENTRY or HSME_EXIT
    if (This->hsmTran)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	791b      	ldrb	r3, [r3, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f040 80af 	bne.w	8004ff0 <HSM_Tran+0x176>
        HSM_DEBUG("!!!!Illegal call of HSM_Tran[%s -> %s] in HSME_ENTRY or HSME_EXIT Handler!!!!",
            This->curState->name, nextState->name);
        return;
    }
    // Guard HSM_Tran() from certain recursive calls
    This->hsmTran = 1;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2201      	movs	r2, #1
 8004e96:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK

    HSM_STATE *list_exit[HSM_MAX_DEPTH];
    HSM_STATE *list_entry[HSM_MAX_DEPTH];
    uint8_t cnt_exit = 0;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t cnt_entry = 0;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint8_t idx;
    // This performs the state transition with calls of exit, entry and init
    // Bulk of the work handles the exit and entry event during transitions
    HSM_DEBUGC2("Tran %s[%s -> %s]", This->name, This->curState->name, nextState->name);
    // 1) Find the lowest common parent state
    HSM_STATE *src = This->curState;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	643b      	str	r3, [r7, #64]	@ 0x40
    HSM_STATE *dst = nextState;
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // 1a) Equalize the levels
    while (src->level != dst->level)
 8004eae:	e022      	b.n	8004ef6 <HSM_Tran+0x7c>
    {
        if (src->level > dst->level)
 8004eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004eb2:	7b1a      	ldrb	r2, [r3, #12]
 8004eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb6:	7b1b      	ldrb	r3, [r3, #12]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d90e      	bls.n	8004eda <HSM_Tran+0x60>
        {
            // source is deeper
            list_exit[cnt_exit++] = src;
 8004ebc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ec0:	1c5a      	adds	r2, r3, #1
 8004ec2:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	3348      	adds	r3, #72	@ 0x48
 8004eca:	443b      	add	r3, r7
 8004ecc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ece:	f843 2c20 	str.w	r2, [r3, #-32]
            src = src->parent;
 8004ed2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ed8:	e00d      	b.n	8004ef6 <HSM_Tran+0x7c>
        }
        else
        {
            // destination is deeper
            list_entry[cnt_entry++] = dst;
 8004eda:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004ede:	1c5a      	adds	r2, r3, #1
 8004ee0:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	3348      	adds	r3, #72	@ 0x48
 8004ee8:	443b      	add	r3, r7
 8004eea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004eec:	f843 2c34 	str.w	r2, [r3, #-52]
            dst = dst->parent;
 8004ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src->level != dst->level)
 8004ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ef8:	7b1a      	ldrb	r2, [r3, #12]
 8004efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004efc:	7b1b      	ldrb	r3, [r3, #12]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d1d6      	bne.n	8004eb0 <HSM_Tran+0x36>
        }
    }
    // 1b) find the common parent
    while (src != dst)
 8004f02:	e01b      	b.n	8004f3c <HSM_Tran+0xc2>
    {
        list_exit[cnt_exit++] = src;
 8004f04:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f08:	1c5a      	adds	r2, r3, #1
 8004f0a:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	3348      	adds	r3, #72	@ 0x48
 8004f12:	443b      	add	r3, r7
 8004f14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f16:	f843 2c20 	str.w	r2, [r3, #-32]
        src = src->parent;
 8004f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	643b      	str	r3, [r7, #64]	@ 0x40
        list_entry[cnt_entry++] = dst;
 8004f20:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	3348      	adds	r3, #72	@ 0x48
 8004f2e:	443b      	add	r3, r7
 8004f30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004f32:	f843 2c34 	str.w	r2, [r3, #-52]
        dst = dst->parent;
 8004f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src != dst)
 8004f3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d1df      	bne.n	8004f04 <HSM_Tran+0x8a>
    }
    // 2) Process all the exit events
    for (idx = 0; idx < cnt_exit; idx++)
 8004f44:	2300      	movs	r3, #0
 8004f46:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004f4a:	e013      	b.n	8004f74 <HSM_Tran+0xfa>
    {
        src = list_exit[idx];
 8004f4c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	3348      	adds	r3, #72	@ 0x48
 8004f54:	443b      	add	r3, r7
 8004f56:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004f5a:	643b      	str	r3, [r7, #64]	@ 0x40
        HSM_DEBUGC3("  %s[%s](EXIT)", This->name, src->name);
        src->handler(This, HSME_EXIT, param);
 8004f5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	f04f 31ff 	mov.w	r1, #4294967295
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	4798      	blx	r3
    for (idx = 0; idx < cnt_exit; idx++)
 8004f6a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004f6e:	3301      	adds	r3, #1
 8004f70:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004f74:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d3e5      	bcc.n	8004f4c <HSM_Tran+0xd2>
    }
    // 3) Call the transitional method hook
    if (method)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <HSM_Tran+0x114>
    {
        method(This, param);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	6879      	ldr	r1, [r7, #4]
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	4798      	blx	r3
    }
    // 4) Process all the entry events
    for (idx = 0; idx < cnt_entry; idx++)
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004f94:	e017      	b.n	8004fc6 <HSM_Tran+0x14c>
    {
        dst = list_entry[cnt_entry - idx - 1];
 8004f96:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8004f9a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	3348      	adds	r3, #72	@ 0x48
 8004fa6:	443b      	add	r3, r7
 8004fa8:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8004fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        HSM_DEBUGC3("  %s[%s](ENTRY)", This->name, dst->name);
        dst->handler(This, HSME_ENTRY, param);
 8004fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	f06f 0101 	mvn.w	r1, #1
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	4798      	blx	r3
    for (idx = 0; idx < cnt_entry; idx++)
 8004fbc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004fc6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004fca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d3e1      	bcc.n	8004f96 <HSM_Tran+0x11c>
    }
    // 5) Now we can set the destination state
    This->curState = nextState;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	601a      	str	r2, [r3, #0]
#if HSM_FEATURE_SAFETY_CHECK
    This->hsmTran = 0;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK
#if HSM_FEATURE_INIT
    // 6) Invoke INIT signal, NOTE: Only HSME_INIT can recursively call HSM_Tran()
    HSM_DEBUGC3("  %s[%s](INIT)", This->name, nextState->name);
    This->curState->handler(This, HSME_INIT, param);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	f06f 0102 	mvn.w	r1, #2
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	4798      	blx	r3
 8004fee:	e000      	b.n	8004ff2 <HSM_Tran+0x178>
        return;
 8004ff0:	bf00      	nop
#endif // HSM_FEATURE_INIT
}
 8004ff2:	3748      	adds	r7, #72	@ 0x48
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <timer_get_index>:
/**
 * @brief  Find the index of a timer in the pool based on hsmTimerId.
 * @param  timer_id: pointer to the timer to search for.
 * @retval Returns the index if found, otherwise returns -1.
 */
static int8_t timer_get_index(hsmTimerId timer_id) {
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
    int8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 8005000:	2300      	movs	r3, #0
 8005002:	73fb      	strb	r3, [r7, #15]
 8005004:	e018      	b.n	8005038 <timer_get_index+0x40>
        if (timerAllocated[i] && (timer_id == &timerPool[i])) {
 8005006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800500a:	4a11      	ldr	r2, [pc, #68]	@ (8005050 <timer_get_index+0x58>)
 800500c:	5cd3      	ldrb	r3, [r2, r3]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00c      	beq.n	800502c <timer_get_index+0x34>
 8005012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005016:	2254      	movs	r2, #84	@ 0x54
 8005018:	fb02 f303 	mul.w	r3, r2, r3
 800501c:	4a0d      	ldr	r2, [pc, #52]	@ (8005054 <timer_get_index+0x5c>)
 800501e:	4413      	add	r3, r2
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	429a      	cmp	r2, r3
 8005024:	d102      	bne.n	800502c <timer_get_index+0x34>
            return i;
 8005026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800502a:	e00b      	b.n	8005044 <timer_get_index+0x4c>
    for (i = 0; i < TIMER_MAX; i++) {
 800502c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005030:	b2db      	uxtb	r3, r3
 8005032:	3301      	adds	r3, #1
 8005034:	b2db      	uxtb	r3, r3
 8005036:	73fb      	strb	r3, [r7, #15]
 8005038:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800503c:	2b0f      	cmp	r3, #15
 800503e:	dde2      	ble.n	8005006 <timer_get_index+0xe>
        }
    }
    return -1;
 8005040:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005044:	4618      	mov	r0, r3
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	bc80      	pop	{r7}
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	20000c14 	.word	0x20000c14
 8005054:	200006d4 	.word	0x200006d4

08005058 <hsmTimerCreate>:
 * @param  timer_def: pointer to the timer definition structure (contains the callback).
 * @param  type: timer type (one-shot or periodic).
 * @param  argument: parameter to pass to the callback.
 * @retval Returns a pointer to the created timer, or NULL if no slot is available.
 */
hsmTimerId hsmTimerCreate(const hsmTimerDef_t *timer_def, hsmTimerType type, void *argument) {
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	460b      	mov	r3, r1
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	72fb      	strb	r3, [r7, #11]
    uint8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 8005066:	2300      	movs	r3, #0
 8005068:	75fb      	strb	r3, [r7, #23]
 800506a:	e058      	b.n	800511e <hsmTimerCreate+0xc6>
        if (timerAllocated[i] == 0) {
 800506c:	7dfb      	ldrb	r3, [r7, #23]
 800506e:	4a30      	ldr	r2, [pc, #192]	@ (8005130 <hsmTimerCreate+0xd8>)
 8005070:	5cd3      	ldrb	r3, [r2, r3]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d150      	bne.n	8005118 <hsmTimerCreate+0xc0>
            /* Mark this slot as allocated */
            timerAllocated[i] = 1;
 8005076:	7dfb      	ldrb	r3, [r7, #23]
 8005078:	4a2d      	ldr	r2, [pc, #180]	@ (8005130 <hsmTimerCreate+0xd8>)
 800507a:	2101      	movs	r1, #1
 800507c:	54d1      	strb	r1, [r2, r3]
            /* Assign the callback and argument */
            timerPool[i].callback = timer_def->callback;
 800507e:	7dfb      	ldrb	r3, [r7, #23]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	6852      	ldr	r2, [r2, #4]
 8005084:	492b      	ldr	r1, [pc, #172]	@ (8005134 <hsmTimerCreate+0xdc>)
 8005086:	2054      	movs	r0, #84	@ 0x54
 8005088:	fb00 f303 	mul.w	r3, r0, r3
 800508c:	440b      	add	r3, r1
 800508e:	3348      	adds	r3, #72	@ 0x48
 8005090:	601a      	str	r2, [r3, #0]
            timerPool[i].argument = argument;
 8005092:	7dfb      	ldrb	r3, [r7, #23]
 8005094:	4a27      	ldr	r2, [pc, #156]	@ (8005134 <hsmTimerCreate+0xdc>)
 8005096:	2154      	movs	r1, #84	@ 0x54
 8005098:	fb01 f303 	mul.w	r3, r1, r3
 800509c:	4413      	add	r3, r2
 800509e:	334c      	adds	r3, #76	@ 0x4c
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	601a      	str	r2, [r3, #0]
            timerPool[i].type = type;
 80050a4:	7dfb      	ldrb	r3, [r7, #23]
 80050a6:	4a23      	ldr	r2, [pc, #140]	@ (8005134 <hsmTimerCreate+0xdc>)
 80050a8:	2154      	movs	r1, #84	@ 0x54
 80050aa:	fb01 f303 	mul.w	r3, r1, r3
 80050ae:	4413      	add	r3, r2
 80050b0:	3350      	adds	r3, #80	@ 0x50
 80050b2:	7afa      	ldrb	r2, [r7, #11]
 80050b4:	701a      	strb	r2, [r3, #0]
            /* Assign the timer handle (using Timer2) */
            timerPool[i].htim = hsm_htim;
 80050b6:	7dfb      	ldrb	r3, [r7, #23]
 80050b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005134 <hsmTimerCreate+0xdc>)
 80050ba:	2154      	movs	r1, #84	@ 0x54
 80050bc:	fb01 f303 	mul.w	r3, r1, r3
 80050c0:	4413      	add	r3, r2
 80050c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005138 <hsmTimerCreate+0xe0>)
 80050c4:	4618      	mov	r0, r3
 80050c6:	4611      	mov	r1, r2
 80050c8:	2348      	movs	r3, #72	@ 0x48
 80050ca:	461a      	mov	r2, r3
 80050cc:	f005 fd30 	bl	800ab30 <memcpy>
            /* Initialize runtime data */
            timerRuntime[i].active = 0;
 80050d0:	7dfa      	ldrb	r2, [r7, #23]
 80050d2:	491a      	ldr	r1, [pc, #104]	@ (800513c <hsmTimerCreate+0xe4>)
 80050d4:	4613      	mov	r3, r2
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	4413      	add	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	440b      	add	r3, r1
 80050de:	2200      	movs	r2, #0
 80050e0:	701a      	strb	r2, [r3, #0]
            timerRuntime[i].reload = 0;
 80050e2:	7dfa      	ldrb	r2, [r7, #23]
 80050e4:	4915      	ldr	r1, [pc, #84]	@ (800513c <hsmTimerCreate+0xe4>)
 80050e6:	4613      	mov	r3, r2
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	4413      	add	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	440b      	add	r3, r1
 80050f0:	3304      	adds	r3, #4
 80050f2:	2200      	movs	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]
            timerRuntime[i].counter = 0;
 80050f6:	7dfa      	ldrb	r2, [r7, #23]
 80050f8:	4910      	ldr	r1, [pc, #64]	@ (800513c <hsmTimerCreate+0xe4>)
 80050fa:	4613      	mov	r3, r2
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	3308      	adds	r3, #8
 8005106:	2200      	movs	r2, #0
 8005108:	601a      	str	r2, [r3, #0]
            return &timerPool[i];
 800510a:	7dfb      	ldrb	r3, [r7, #23]
 800510c:	2254      	movs	r2, #84	@ 0x54
 800510e:	fb02 f303 	mul.w	r3, r2, r3
 8005112:	4a08      	ldr	r2, [pc, #32]	@ (8005134 <hsmTimerCreate+0xdc>)
 8005114:	4413      	add	r3, r2
 8005116:	e006      	b.n	8005126 <hsmTimerCreate+0xce>
    for (i = 0; i < TIMER_MAX; i++) {
 8005118:	7dfb      	ldrb	r3, [r7, #23]
 800511a:	3301      	adds	r3, #1
 800511c:	75fb      	strb	r3, [r7, #23]
 800511e:	7dfb      	ldrb	r3, [r7, #23]
 8005120:	2b0f      	cmp	r3, #15
 8005122:	d9a3      	bls.n	800506c <hsmTimerCreate+0x14>
        }
    }
    return NULL;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3718      	adds	r7, #24
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	20000c14 	.word	0x20000c14
 8005134:	200006d4 	.word	0x200006d4
 8005138:	200004b4 	.word	0x200004b4
 800513c:	20000c24 	.word	0x20000c24

08005140 <hsmTimerStart>:
 * @brief  Start a software timer.
 * @param  timer_id: pointer to the timer to start.
 * @param  millisec: duration of the timer in milliseconds.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStart(hsmTimerId timer_id, uint32_t millisec) {
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
    int8_t idx = timer_get_index(timer_id);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff ff54 	bl	8004ff8 <timer_get_index>
 8005150:	4603      	mov	r3, r0
 8005152:	73fb      	strb	r3, [r7, #15]
    if (idx < 0 || millisec == 0) {
 8005154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005158:	2b00      	cmp	r3, #0
 800515a:	db02      	blt.n	8005162 <hsmTimerStart+0x22>
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <hsmTimerStart+0x26>
        return hsmErrorParameter;
 8005162:	2301      	movs	r3, #1
 8005164:	e020      	b.n	80051a8 <hsmTimerStart+0x68>
    }

    /* Set the timer duration */
    timerRuntime[idx].reload = millisec;
 8005166:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800516a:	4911      	ldr	r1, [pc, #68]	@ (80051b0 <hsmTimerStart+0x70>)
 800516c:	4613      	mov	r3, r2
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	4413      	add	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	3304      	adds	r3, #4
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].counter = millisec;
 800517c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005180:	490b      	ldr	r1, [pc, #44]	@ (80051b0 <hsmTimerStart+0x70>)
 8005182:	4613      	mov	r3, r2
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	4413      	add	r3, r2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	440b      	add	r3, r1
 800518c:	3308      	adds	r3, #8
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].active = 1;
 8005192:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005196:	4906      	ldr	r1, [pc, #24]	@ (80051b0 <hsmTimerStart+0x70>)
 8005198:	4613      	mov	r3, r2
 800519a:	005b      	lsls	r3, r3, #1
 800519c:	4413      	add	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	2201      	movs	r2, #1
 80051a4:	701a      	strb	r2, [r3, #0]

    return hsmOK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	20000c24 	.word	0x20000c24

080051b4 <hsmTimerStop>:
/**
 * @brief  Stop a software timer.
 * @param  timer_id: pointer to the timer to stop.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStop(hsmTimerId timer_id) {
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
    int8_t idx = timer_get_index(timer_id);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f7ff ff1b 	bl	8004ff8 <timer_get_index>
 80051c2:	4603      	mov	r3, r0
 80051c4:	73fb      	strb	r3, [r7, #15]
    if (idx < 0) {
 80051c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	da01      	bge.n	80051d2 <hsmTimerStop+0x1e>
        return hsmErrorParameter;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e00a      	b.n	80051e8 <hsmTimerStop+0x34>
    }

    timerRuntime[idx].active = 0;
 80051d2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80051d6:	4906      	ldr	r1, [pc, #24]	@ (80051f0 <hsmTimerStop+0x3c>)
 80051d8:	4613      	mov	r3, r2
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	4413      	add	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	440b      	add	r3, r1
 80051e2:	2200      	movs	r2, #0
 80051e4:	701a      	strb	r2, [r3, #0]
    return hsmOK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	20000c24 	.word	0x20000c24

080051f4 <HSM_TIM_IRQHandler>:

/**
 * @brief  Timer2 interrupt handler (called every 1ms).
 *         This function should be called from Timer2's ISR.
 */
void HSM_TIM_IRQHandler(void) {
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Process tick for each software timer */
    for (i = 0; i < TIMER_MAX; i++) {
 80051fa:	2300      	movs	r3, #0
 80051fc:	71fb      	strb	r3, [r7, #7]
 80051fe:	e07b      	b.n	80052f8 <HSM_TIM_IRQHandler+0x104>
        if (timerAllocated[i] && timerRuntime[i].active) {
 8005200:	79fb      	ldrb	r3, [r7, #7]
 8005202:	4a42      	ldr	r2, [pc, #264]	@ (800530c <HSM_TIM_IRQHandler+0x118>)
 8005204:	5cd3      	ldrb	r3, [r2, r3]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d073      	beq.n	80052f2 <HSM_TIM_IRQHandler+0xfe>
 800520a:	79fa      	ldrb	r2, [r7, #7]
 800520c:	4940      	ldr	r1, [pc, #256]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 800520e:	4613      	mov	r3, r2
 8005210:	005b      	lsls	r3, r3, #1
 8005212:	4413      	add	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	440b      	add	r3, r1
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d069      	beq.n	80052f2 <HSM_TIM_IRQHandler+0xfe>
            if (timerRuntime[i].counter > 0) {
 800521e:	79fa      	ldrb	r2, [r7, #7]
 8005220:	493b      	ldr	r1, [pc, #236]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 8005222:	4613      	mov	r3, r2
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	440b      	add	r3, r1
 800522c:	3308      	adds	r3, #8
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d011      	beq.n	8005258 <HSM_TIM_IRQHandler+0x64>
                timerRuntime[i].counter--;
 8005234:	79fa      	ldrb	r2, [r7, #7]
 8005236:	4936      	ldr	r1, [pc, #216]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 8005238:	4613      	mov	r3, r2
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	4413      	add	r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	3308      	adds	r3, #8
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	1e59      	subs	r1, r3, #1
 8005248:	4831      	ldr	r0, [pc, #196]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 800524a:	4613      	mov	r3, r2
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	4413      	add	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	4403      	add	r3, r0
 8005254:	3308      	adds	r3, #8
 8005256:	6019      	str	r1, [r3, #0]
            }
            /* When the counter reaches zero, invoke the callback */
            if (timerRuntime[i].counter == 0) {
 8005258:	79fa      	ldrb	r2, [r7, #7]
 800525a:	492d      	ldr	r1, [pc, #180]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 800525c:	4613      	mov	r3, r2
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	4413      	add	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	440b      	add	r3, r1
 8005266:	3308      	adds	r3, #8
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d141      	bne.n	80052f2 <HSM_TIM_IRQHandler+0xfe>
                if (timerPool[i].callback != NULL) {
 800526e:	79fb      	ldrb	r3, [r7, #7]
 8005270:	4a28      	ldr	r2, [pc, #160]	@ (8005314 <HSM_TIM_IRQHandler+0x120>)
 8005272:	2154      	movs	r1, #84	@ 0x54
 8005274:	fb01 f303 	mul.w	r3, r1, r3
 8005278:	4413      	add	r3, r2
 800527a:	3348      	adds	r3, #72	@ 0x48
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d011      	beq.n	80052a6 <HSM_TIM_IRQHandler+0xb2>
                    timerPool[i].callback(timerPool[i].argument);
 8005282:	79fb      	ldrb	r3, [r7, #7]
 8005284:	4a23      	ldr	r2, [pc, #140]	@ (8005314 <HSM_TIM_IRQHandler+0x120>)
 8005286:	2154      	movs	r1, #84	@ 0x54
 8005288:	fb01 f303 	mul.w	r3, r1, r3
 800528c:	4413      	add	r3, r2
 800528e:	3348      	adds	r3, #72	@ 0x48
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	79fa      	ldrb	r2, [r7, #7]
 8005294:	491f      	ldr	r1, [pc, #124]	@ (8005314 <HSM_TIM_IRQHandler+0x120>)
 8005296:	2054      	movs	r0, #84	@ 0x54
 8005298:	fb00 f202 	mul.w	r2, r0, r2
 800529c:	440a      	add	r2, r1
 800529e:	324c      	adds	r2, #76	@ 0x4c
 80052a0:	6812      	ldr	r2, [r2, #0]
 80052a2:	4610      	mov	r0, r2
 80052a4:	4798      	blx	r3
                }
                /* For one-shot timers, stop the timer.
                   For periodic timers, reload the counter. */
                if (timerPool[i].type == hsmTimerOnce) {
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	4a1a      	ldr	r2, [pc, #104]	@ (8005314 <HSM_TIM_IRQHandler+0x120>)
 80052aa:	2154      	movs	r1, #84	@ 0x54
 80052ac:	fb01 f303 	mul.w	r3, r1, r3
 80052b0:	4413      	add	r3, r2
 80052b2:	3350      	adds	r3, #80	@ 0x50
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d109      	bne.n	80052ce <HSM_TIM_IRQHandler+0xda>
                    timerRuntime[i].active = 0;
 80052ba:	79fa      	ldrb	r2, [r7, #7]
 80052bc:	4914      	ldr	r1, [pc, #80]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 80052be:	4613      	mov	r3, r2
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	4413      	add	r3, r2
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	440b      	add	r3, r1
 80052c8:	2200      	movs	r2, #0
 80052ca:	701a      	strb	r2, [r3, #0]
 80052cc:	e011      	b.n	80052f2 <HSM_TIM_IRQHandler+0xfe>
                } else {
                    timerRuntime[i].counter = timerRuntime[i].reload;
 80052ce:	79f9      	ldrb	r1, [r7, #7]
 80052d0:	79fa      	ldrb	r2, [r7, #7]
 80052d2:	480f      	ldr	r0, [pc, #60]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 80052d4:	460b      	mov	r3, r1
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	440b      	add	r3, r1
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	4403      	add	r3, r0
 80052de:	3304      	adds	r3, #4
 80052e0:	6819      	ldr	r1, [r3, #0]
 80052e2:	480b      	ldr	r0, [pc, #44]	@ (8005310 <HSM_TIM_IRQHandler+0x11c>)
 80052e4:	4613      	mov	r3, r2
 80052e6:	005b      	lsls	r3, r3, #1
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4403      	add	r3, r0
 80052ee:	3308      	adds	r3, #8
 80052f0:	6019      	str	r1, [r3, #0]
    for (i = 0; i < TIMER_MAX; i++) {
 80052f2:	79fb      	ldrb	r3, [r7, #7]
 80052f4:	3301      	adds	r3, #1
 80052f6:	71fb      	strb	r3, [r7, #7]
 80052f8:	79fb      	ldrb	r3, [r7, #7]
 80052fa:	2b0f      	cmp	r3, #15
 80052fc:	d980      	bls.n	8005200 <HSM_TIM_IRQHandler+0xc>
            }
        }
    }

    /* Clear the interrupt flag and call the HAL handler if needed (depending on HAL) */
    HAL_TIM_IRQHandler(&hsm_htim);
 80052fe:	4806      	ldr	r0, [pc, #24]	@ (8005318 <HSM_TIM_IRQHandler+0x124>)
 8005300:	f7fd fe64 	bl	8002fcc <HAL_TIM_IRQHandler>
}
 8005304:	bf00      	nop
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	20000c14 	.word	0x20000c14
 8005310:	20000c24 	.word	0x20000c24
 8005314:	200006d4 	.word	0x200006d4
 8005318:	200004b4 	.word	0x200004b4

0800531c <hsmTimerInit>:

/**
 * @brief  Initialize Timer2 to generate an interrupt every 1ms.
 *         Call this function in main() before using the software timers.
 */
void hsmTimerInit(void) {
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
    /* Start Timer2 in interrupt mode with a 1ms period.
       It is assumed that Timer2 is properly configured in tim.c.
       If not, you need to configure Timer2 in Base mode.
     */
    HAL_TIM_Base_Start_IT(&hsm_htim);
 8005320:	4802      	ldr	r0, [pc, #8]	@ (800532c <hsmTimerInit+0x10>)
 8005322:	f7fd fe01 	bl	8002f28 <HAL_TIM_Base_Start_IT>
}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	200004b4 	.word	0x200004b4

08005330 <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	460b      	mov	r3, r1
 800533a:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005342:	4619      	mov	r1, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	78fa      	ldrb	r2, [r7, #3]
 8005348:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005350:	3301      	adds	r3, #1
 8005352:	425a      	negs	r2, r3
 8005354:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005358:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800535c:	bf58      	it	pl
 800535e:	4253      	negpl	r3, r2
 8005360:	b2da      	uxtb	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800536e:	2b80      	cmp	r3, #128	@ 0x80
 8005370:	d113      	bne.n	800539a <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005380:	3301      	adds	r3, #1
 8005382:	425a      	negs	r2, r3
 8005384:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005388:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800538c:	bf58      	it	pl
 800538e:	4253      	negpl	r3, r2
 8005390:	b2da      	uxtb	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 8005398:	e00b      	b.n	80053b2 <RingAdd+0x82>
		xRingBuffer->overflow = false;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8available++;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80053a8:	3301      	adds	r3, #1
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bc80      	pop	{r7}
 80053ba:	4770      	bx	lr

080053bc <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80053cc:	461a      	mov	r2, r3
 80053ce:	6839      	ldr	r1, [r7, #0]
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 f805 	bl	80053e0 <RingGetNBytes>
 80053d6:	4603      	mov	r3, r0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	4613      	mov	r3, r2
 80053ec:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d002      	beq.n	80053fe <RingGetNBytes+0x1e>
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <RingGetNBytes+0x22>
 80053fe:	2300      	movs	r3, #0
 8005400:	e03e      	b.n	8005480 <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 8005402:	79fb      	ldrb	r3, [r7, #7]
 8005404:	2b80      	cmp	r3, #128	@ 0x80
 8005406:	d901      	bls.n	800540c <RingGetNBytes+0x2c>
 8005408:	2300      	movs	r3, #0
 800540a:	e039      	b.n	8005480 <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800540c:	2300      	movs	r3, #0
 800540e:	75fb      	strb	r3, [r7, #23]
 8005410:	e01b      	b.n	800544a <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005418:	4619      	mov	r1, r3
 800541a:	7dfb      	ldrb	r3, [r7, #23]
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	4413      	add	r3, r2
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	5c52      	ldrb	r2, [r2, r1]
 8005424:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800542c:	3301      	adds	r3, #1
 800542e:	425a      	negs	r2, r3
 8005430:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005434:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005438:	bf58      	it	pl
 800543a:	4253      	negpl	r3, r2
 800543c:	b2da      	uxtb	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8005444:	7dfb      	ldrb	r3, [r7, #23]
 8005446:	3301      	adds	r3, #1
 8005448:	75fb      	strb	r3, [r7, #23]
 800544a:	7dfa      	ldrb	r2, [r7, #23]
 800544c:	79fb      	ldrb	r3, [r7, #7]
 800544e:	429a      	cmp	r2, r3
 8005450:	d205      	bcs.n	800545e <RingGetNBytes+0x7e>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005458:	7dfa      	ldrb	r2, [r7, #23]
 800545a:	429a      	cmp	r2, r3
 800545c:	d3d9      	bcc.n	8005412 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8005464:	7dfb      	ldrb	r3, [r7, #23]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	b2da      	uxtb	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	xRingBuffer->overflow = false;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	RingClear(xRingBuffer);
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f000 f805 	bl	8005488 <RingClear>

	return uCounter;
 800547e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
xRingBuffer->u8end = 0;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
xRingBuffer->u8available = 0;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
xRingBuffer->overflow = false;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bc80      	pop	{r7}
 80054b8:	4770      	bx	lr
	...

080054bc <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af02      	add	r7, sp, #8
 80054c2:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 80054c4:	4b45      	ldr	r3, [pc, #276]	@ (80055dc <ModbusInit+0x120>)
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	f200 8083 	bhi.w	80055d4 <ModbusInit+0x118>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	33c0      	adds	r3, #192	@ 0xc0
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff ffd8 	bl	8005488 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	2b03      	cmp	r3, #3
 80054de:	d109      	bne.n	80054f4 <ModbusInit+0x38>
		  }
		  else{
			  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 80054e0:	4a3f      	ldr	r2, [pc, #252]	@ (80055e0 <ModbusInit+0x124>)
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	483f      	ldr	r0, [pc, #252]	@ (80055e4 <ModbusInit+0x128>)
 80054e6:	f001 fd61 	bl	8006fac <osThreadNew>
 80054ea:	4602      	mov	r2, r0
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80054f2:	e035      	b.n	8005560 <ModbusInit+0xa4>
#endif


	  }
	  else if (modH->uModbusType == MB_MASTER)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	2b04      	cmp	r3, #4
 80054fa:	d130      	bne.n	800555e <ModbusInit+0xa2>
		  else
		  {
		     modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 80054fc:	4a3a      	ldr	r2, [pc, #232]	@ (80055e8 <ModbusInit+0x12c>)
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	483a      	ldr	r0, [pc, #232]	@ (80055ec <ModbusInit+0x130>)
 8005502:	f001 fd53 	bl	8006fac <osThreadNew>
 8005506:	4602      	mov	r2, r0
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
#endif



		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8005514:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800551c:	4a34      	ldr	r2, [pc, #208]	@ (80055f0 <ModbusInit+0x134>)
 800551e:	9200      	str	r2, [sp, #0]
 8005520:	2200      	movs	r2, #0
 8005522:	4834      	ldr	r0, [pc, #208]	@ (80055f4 <ModbusInit+0x138>)
 8005524:	f004 fb2e 	bl	8009b84 <xTimerCreate>
 8005528:	4602      	mov	r2, r0
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <ModbusInit+0x82>
		  {
			  while(1); //error creating timer, check heap and stack size
 800553a:	bf00      	nop
 800553c:	e7fd      	b.n	800553a <ModbusInit+0x7e>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 800553e:	4a2e      	ldr	r2, [pc, #184]	@ (80055f8 <ModbusInit+0x13c>)
 8005540:	2110      	movs	r1, #16
 8005542:	2002      	movs	r0, #2
 8005544:	f001 ff0a 	bl	800735c <osMessageQueueNew>
 8005548:	4602      	mov	r2, r0
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

		  if(modH->QueueTelegramHandle == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005556:	2b00      	cmp	r3, #0
 8005558:	d102      	bne.n	8005560 <ModbusInit+0xa4>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 800555a:	bf00      	nop
 800555c:	e7fd      	b.n	800555a <ModbusInit+0x9e>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 800555e:	e7fe      	b.n	800555e <ModbusInit+0xa2>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <ModbusInit+0xb2>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 800556a:	bf00      	nop
 800556c:	e7fd      	b.n	800556a <ModbusInit+0xae>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 8005574:	4a21      	ldr	r2, [pc, #132]	@ (80055fc <ModbusInit+0x140>)
 8005576:	9200      	str	r2, [sp, #0]
 8005578:	2200      	movs	r2, #0
 800557a:	2105      	movs	r1, #5
 800557c:	4820      	ldr	r0, [pc, #128]	@ (8005600 <ModbusInit+0x144>)
 800557e:	f004 fb01 	bl	8009b84 <xTimerCreate>
 8005582:	4602      	mov	r2, r0
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005590:	2b00      	cmp	r3, #0
 8005592:	d101      	bne.n	8005598 <ModbusInit+0xdc>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8005594:	bf00      	nop
 8005596:	e7fd      	b.n	8005594 <ModbusInit+0xd8>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8005598:	4a1a      	ldr	r2, [pc, #104]	@ (8005604 <ModbusInit+0x148>)
 800559a:	2101      	movs	r1, #1
 800559c:	2001      	movs	r0, #1
 800559e:	f001 fdbd 	bl	800711c <osSemaphoreNew>
 80055a2:	4602      	mov	r2, r0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	  if(modH->ModBusSphrHandle == NULL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <ModbusInit+0xfc>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 80055b4:	bf00      	nop
 80055b6:	e7fd      	b.n	80055b4 <ModbusInit+0xf8>
	  }

	  mHandlers[numberHandlers] = modH;
 80055b8:	4b08      	ldr	r3, [pc, #32]	@ (80055dc <ModbusInit+0x120>)
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	4619      	mov	r1, r3
 80055be:	4a12      	ldr	r2, [pc, #72]	@ (8005608 <ModbusInit+0x14c>)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 80055c6:	4b05      	ldr	r3, [pc, #20]	@ (80055dc <ModbusInit+0x120>)
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	3301      	adds	r3, #1
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	4b03      	ldr	r3, [pc, #12]	@ (80055dc <ModbusInit+0x120>)
 80055d0:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 80055d2:	e000      	b.n	80055d6 <ModbusInit+0x11a>
	  while(1); //error no more Modbus handlers supported
 80055d4:	e7fe      	b.n	80055d4 <ModbusInit+0x118>
}
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	20000cec 	.word	0x20000cec
 80055e0:	0800ae1c 	.word	0x0800ae1c
 80055e4:	08005831 	.word	0x08005831
 80055e8:	0800ae40 	.word	0x0800ae40
 80055ec:	08005d29 	.word	0x08005d29
 80055f0:	080057d5 	.word	0x080057d5
 80055f4:	0800ad08 	.word	0x0800ad08
 80055f8:	0800ae04 	.word	0x0800ae04
 80055fc:	08005751 	.word	0x08005751
 8005600:	0800ad18 	.word	0x0800ad18
 8005604:	0800ae64 	.word	0x0800ae64
 8005608:	20000ce4 	.word	0x20000ce4

0800560c <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b082      	sub	sp, #8
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != TCP_HW && modH->xTypeHW != USB_CDC_HW  && modH->xTypeHW != USART_HW_DMA )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800561a:	2b01      	cmp	r3, #1
 800561c:	d010      	beq.n	8005640 <ModbusStart+0x34>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005624:	2b03      	cmp	r3, #3
 8005626:	d00b      	beq.n	8005640 <ModbusStart+0x34>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800562e:	2b02      	cmp	r3, #2
 8005630:	d006      	beq.n	8005640 <ModbusStart+0x34>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005638:	2b04      	cmp	r3, #4
 800563a:	d001      	beq.n	8005640 <ModbusStart+0x34>
	{

		while(1); //ERROR select the type of hardware
 800563c:	bf00      	nop
 800563e:	e7fd      	b.n	800563c <ModbusStart+0x30>
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005646:	2b01      	cmp	r3, #1
 8005648:	d004      	beq.n	8005654 <ModbusStart+0x48>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005650:	2b04      	cmp	r3, #4
 8005652:	d15f      	bne.n	8005714 <ModbusStart+0x108>
	{

	      if (modH->EN_Port != NULL )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d007      	beq.n	800566c <ModbusStart+0x60>
          {
              // return RS485 transceiver to receive mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	68d8      	ldr	r0, [r3, #12]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	8a1b      	ldrh	r3, [r3, #16]
 8005664:	2200      	movs	r2, #0
 8005666:	4619      	mov	r1, r3
 8005668:	f7fc ff9d 	bl	80025a6 <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regs == NULL )
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	2b03      	cmp	r3, #3
 8005672:	d106      	bne.n	8005682 <ModbusStart+0x76>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <ModbusStart+0x76>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 800567e:	bf00      	nop
 8005680:	e7fd      	b.n	800567e <ModbusStart+0x72>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 8005682:	bf00      	nop
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	4618      	mov	r0, r3
 800568a:	f7fe fdd8 	bl	800423e <HAL_UART_GetState>
 800568e:	4603      	mov	r3, r0
 8005690:	2b20      	cmp	r3, #32
 8005692:	d1f7      	bne.n	8005684 <ModbusStart+0x78>
          {

          }

#if ENABLE_USART_DMA ==1
          if( modH->xTypeHW == USART_HW_DMA )
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800569a:	2b04      	cmp	r3, #4
 800569c:	d119      	bne.n	80056d2 <ModbusStart+0xc6>
          {


        	  if(HAL_UARTEx_ReceiveToIdle_DMA(modH->port, modH->xBufferRX.uxBuffer, MAX_BUFFER ) != HAL_OK)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6858      	ldr	r0, [r3, #4]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	33c0      	adds	r3, #192	@ 0xc0
 80056a6:	2280      	movs	r2, #128	@ 0x80
 80056a8:	4619      	mov	r1, r3
 80056aa:	f7fe f9aa 	bl	8003a02 <HAL_UARTEx_ReceiveToIdle_DMA>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <ModbusStart+0xac>
        	   {
        	         while(1)
 80056b4:	bf00      	nop
 80056b6:	e7fd      	b.n	80056b4 <ModbusStart+0xa8>
        	         {
        	                    	  //error in your initialization code
        	         }
        	   }
        	  __HAL_DMA_DISABLE_IT(modH->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 0204 	bic.w	r2, r2, #4
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	e00c      	b.n	80056ec <ModbusStart+0xe0>

          }
          else{

        	  // Receive data from serial port for Modbus using interrupt
        	  if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6858      	ldr	r0, [r3, #4]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	33a6      	adds	r3, #166	@ 0xa6
 80056da:	2201      	movs	r2, #1
 80056dc:	4619      	mov	r1, r3
 80056de:	f7fe f87c 	bl	80037da <HAL_UART_Receive_IT>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <ModbusStart+0xe0>
        	  {
        	           while(1)
 80056e8:	bf00      	nop
 80056ea:	e7fd      	b.n	80056e8 <ModbusStart+0xdc>
                 }
          }

#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	7a1b      	ldrb	r3, [r3, #8]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d005      	beq.n	8005700 <ModbusStart+0xf4>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	2b04      	cmp	r3, #4
 80056fa:	d101      	bne.n	8005700 <ModbusStart+0xf4>
          {
        	  while(1)
 80056fc:	bf00      	nop
 80056fe:	e7fd      	b.n	80056fc <ModbusStart+0xf0>
        	     	  //error Master ID must be zero
        	  }

          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	7a1b      	ldrb	r3, [r3, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d105      	bne.n	8005714 <ModbusStart+0x108>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	2b03      	cmp	r3, #3
 800570e:	d101      	bne.n	8005714 <ModbusStart+0x108>
          {
             	  while(1)
 8005710:	bf00      	nop
 8005712:	e7fd      	b.n	8005710 <ModbusStart+0x104>


#endif


    modH->u8lastRec = modH->u8BufferSize = 0;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 2093 	ldrb.w	r2, [r3, #147]	@ 0x93
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8b3 209e 	ldrh.w	r2, [r3, #158]	@ 0x9e
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

}
 8005748:	bf00      	nop
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af02      	add	r7, sp, #8
 8005756:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8005758:	2300      	movs	r3, #0
 800575a:	60fb      	str	r3, [r7, #12]
 800575c:	e02a      	b.n	80057b4 <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 800575e:	4a1b      	ldr	r2, [pc, #108]	@ (80057cc <vTimerCallbackT35+0x7c>)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005766:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	429a      	cmp	r2, r3
 800576e:	d11e      	bne.n	80057ae <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 8005770:	4a16      	ldr	r2, [pc, #88]	@ (80057cc <vTimerCallbackT35+0x7c>)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	2b04      	cmp	r3, #4
 800577c:	d10c      	bne.n	8005798 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 800577e:	4a13      	ldr	r2, [pc, #76]	@ (80057cc <vTimerCallbackT35+0x7c>)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005786:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 800578a:	2300      	movs	r3, #0
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	2300      	movs	r3, #0
 8005790:	2200      	movs	r2, #0
 8005792:	2103      	movs	r1, #3
 8005794:	f004 fa54 	bl	8009c40 <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8005798:	4a0c      	ldr	r2, [pc, #48]	@ (80057cc <vTimerCallbackT35+0x7c>)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a0:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 80057a4:	2300      	movs	r3, #0
 80057a6:	2203      	movs	r2, #3
 80057a8:	2100      	movs	r1, #0
 80057aa:	f003 ffa5 	bl	80096f8 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3301      	adds	r3, #1
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	4b06      	ldr	r3, [pc, #24]	@ (80057d0 <vTimerCallbackT35+0x80>)
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	461a      	mov	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	4293      	cmp	r3, r2
 80057be:	dbce      	blt.n	800575e <vTimerCallbackT35+0xe>
		}

	}
}
 80057c0:	bf00      	nop
 80057c2:	bf00      	nop
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	20000ce4 	.word	0x20000ce4
 80057d0:	20000cec 	.word	0x20000cec

080057d4 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80057dc:	2300      	movs	r3, #0
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	e016      	b.n	8005810 <vTimerCallbackTimeout+0x3c>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 80057e2:	4a11      	ldr	r2, [pc, #68]	@ (8005828 <vTimerCallbackTimeout+0x54>)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057ea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d10a      	bne.n	800580a <vTimerCallbackTimeout+0x36>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 80057f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005828 <vTimerCallbackTimeout+0x54>)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057fc:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8005800:	2300      	movs	r3, #0
 8005802:	2203      	movs	r2, #3
 8005804:	2111      	movs	r1, #17
 8005806:	f003 ff77 	bl	80096f8 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	3301      	adds	r3, #1
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	4b06      	ldr	r3, [pc, #24]	@ (800582c <vTimerCallbackTimeout+0x58>)
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	461a      	mov	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	4293      	cmp	r3, r2
 800581a:	dbe2      	blt.n	80057e2 <vTimerCallbackTimeout+0xe>
		}

	}

}
 800581c:	bf00      	nop
 800581e:	bf00      	nop
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	20000ce4 	.word	0x20000ce4
 800582c:	20000cec 	.word	0x20000cec

08005830 <StartTaskModbusSlave>:
#endif



void StartTaskModbusSlave(void *argument)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	60fb      	str	r3, [r7, #12]
#endif

  for(;;)
  {

	modH->i8lastError = 0;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	749a      	strb	r2, [r3, #18]

	  }
#endif


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005848:	2b01      	cmp	r3, #1
 800584a:	d004      	beq.n	8005856 <StartTaskModbusSlave+0x26>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005852:	2b04      	cmp	r3, #4
 8005854:	d116      	bne.n	8005884 <StartTaskModbusSlave+0x54>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 8005856:	f04f 31ff 	mov.w	r1, #4294967295
 800585a:	2001      	movs	r0, #1
 800585c:	f003 ff00 	bl	8009660 <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f000 fc41 	bl	80060e8 <getRxBuffer>
 8005866:	4603      	mov	r3, r0
 8005868:	2b0c      	cmp	r3, #12
 800586a:	d10b      	bne.n	8005884 <StartTaskModbusSlave+0x54>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	220c      	movs	r2, #12
 8005870:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005878:	3301      	adds	r3, #1
 800587a:	b29a      	uxth	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  continue;
 8005882:	e0c2      	b.n	8005a0a <StartTaskModbusSlave+0x1da>
	  }

   }

   if (modH->u8BufferSize < 7)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800588a:	2b06      	cmp	r3, #6
 800588c:	d80b      	bhi.n	80058a6 <StartTaskModbusSlave+0x76>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	220f      	movs	r2, #15
 8005892:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800589a:	3301      	adds	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0

	  continue;
 80058a4:	e0b1      	b.n	8005a0a <StartTaskModbusSlave+0x1da>
    }

    //check broadcast mode
    modH->u8AddressMode = ADDRESS_NORMAL;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    if (modH->u8Buffer[ID] == ADDRESS_BROADCAST)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	7cdb      	ldrb	r3, [r3, #19]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d103      	bne.n	80058be <StartTaskModbusSlave+0x8e>
    {
        modH->u8AddressMode = ADDRESS_BROADCAST;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    }

   // check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id && modH->u8AddressMode != ADDRESS_BROADCAST)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	7cda      	ldrb	r2, [r3, #19]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	7a1b      	ldrb	r3, [r3, #8]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d005      	beq.n	80058d6 <StartTaskModbusSlave+0xa6>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f040 8099 	bne.w	8005a08 <StartTaskModbusSlave+0x1d8>
    	}
#endif
	 }

	  // validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 fc4e 	bl	8006178 <validateRequest>
 80058dc:	4603      	mov	r3, r0
 80058de:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 80058e0:	7afb      	ldrb	r3, [r7, #11]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00e      	beq.n	8005904 <StartTaskModbusSlave+0xd4>
	{
	    if (u8exception != ERR_TIME_OUT)
 80058e6:	7afb      	ldrb	r3, [r7, #11]
 80058e8:	2b11      	cmp	r3, #17
 80058ea:	d007      	beq.n	80058fc <StartTaskModbusSlave+0xcc>
		{
		    buildException( u8exception, modH);
 80058ec:	7afb      	ldrb	r3, [r7, #11]
 80058ee:	68f9      	ldr	r1, [r7, #12]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fde3 	bl	80064bc <buildException>
			sendTxBuffer(modH);
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f000 fdfe 	bl	80064f8 <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	7afa      	ldrb	r2, [r7, #11]
 8005900:	749a      	strb	r2, [r3, #18]
		//return u8exception

		continue;
 8005902:	e082      	b.n	8005a0a <StartTaskModbusSlave+0x1da>
	 }

	 modH->i8lastError = 0;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	749a      	strb	r2, [r3, #18]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005910:	f04f 31ff 	mov.w	r1, #4294967295
 8005914:	4618      	mov	r0, r3
 8005916:	f002 fb3d 	bl	8007f94 <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	7d1b      	ldrb	r3, [r3, #20]
 800591e:	3b01      	subs	r3, #1
 8005920:	2b0f      	cmp	r3, #15
 8005922:	d863      	bhi.n	80059ec <StartTaskModbusSlave+0x1bc>
 8005924:	a201      	add	r2, pc, #4	@ (adr r2, 800592c <StartTaskModbusSlave+0xfc>)
 8005926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800592a:	bf00      	nop
 800592c:	0800596d 	.word	0x0800596d
 8005930:	0800596d 	.word	0x0800596d
 8005934:	08005989 	.word	0x08005989
 8005938:	08005989 	.word	0x08005989
 800593c:	080059a5 	.word	0x080059a5
 8005940:	080059b7 	.word	0x080059b7
 8005944:	080059ed 	.word	0x080059ed
 8005948:	080059ed 	.word	0x080059ed
 800594c:	080059ed 	.word	0x080059ed
 8005950:	080059ed 	.word	0x080059ed
 8005954:	080059ed 	.word	0x080059ed
 8005958:	080059ed 	.word	0x080059ed
 800595c:	080059ed 	.word	0x080059ed
 8005960:	080059ed 	.word	0x080059ed
 8005964:	080059c9 	.word	0x080059c9
 8005968:	080059db 	.word	0x080059db
	 {
		case MB_FC_READ_COILS:
		case MB_FC_READ_DISCRETE_INPUT:
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005972:	2b00      	cmp	r3, #0
 8005974:	d03c      	beq.n	80059f0 <StartTaskModbusSlave+0x1c0>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC1(modH);
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f000 fe73 	bl	8006662 <process_FC1>
 800597c:	4603      	mov	r3, r0
 800597e:	461a      	mov	r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005986:	e036      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
		case MB_FC_READ_INPUT_REGISTER:
		case MB_FC_READ_REGISTERS :
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800598e:	2b00      	cmp	r3, #0
 8005990:	d030      	beq.n	80059f4 <StartTaskModbusSlave+0x1c4>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC3(modH);
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 ff1a 	bl	80067cc <process_FC3>
 8005998:	4603      	mov	r3, r0
 800599a:	461a      	mov	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 80059a2:	e028      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_COIL:
			modH->i8state = process_FC5(modH);
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 ff7c 	bl	80068a2 <process_FC5>
 80059aa:	4603      	mov	r3, r0
 80059ac:	461a      	mov	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 80059b4:	e01f      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_REGISTER :
			modH->i8state = process_FC6(modH);
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f000 ffcc 	bl	8006954 <process_FC6>
 80059bc:	4603      	mov	r3, r0
 80059be:	461a      	mov	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 80059c6:	e016      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_COILS:
			modH->i8state = process_FC15(modH);
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 fff5 	bl	80069b8 <process_FC15>
 80059ce:	4603      	mov	r3, r0
 80059d0:	461a      	mov	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 80059d8:	e00d      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_REGISTERS :
			modH->i8state = process_FC16(modH);
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f001 f87a 	bl	8006ad4 <process_FC16>
 80059e0:	4603      	mov	r3, r0
 80059e2:	461a      	mov	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 80059ea:	e004      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
		default:
			break;
 80059ec:	bf00      	nop
 80059ee:	e002      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
				break;
 80059f0:	bf00      	nop
 80059f2:	e000      	b.n	80059f6 <StartTaskModbusSlave+0x1c6>
				break;
 80059f4:	bf00      	nop
	 }


	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 80059fc:	2300      	movs	r3, #0
 80059fe:	2200      	movs	r2, #0
 8005a00:	2100      	movs	r1, #0
 8005a02:	f001 ffb5 	bl	8007970 <xQueueGenericSend>

	 continue;
 8005a06:	e000      	b.n	8005a0a <StartTaskModbusSlave+0x1da>
    	continue; // continue this is not for us
 8005a08:	bf00      	nop
  {
 8005a0a:	e717      	b.n	800583c <StartTaskModbusSlave+0xc>

08005a0c <ModbusQuery>:
}



void ModbusQuery(modbusHandler_t * modH, modbus_t telegram )
{
 8005a0c:	b084      	sub	sp, #16
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b082      	sub	sp, #8
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
 8005a16:	f107 0014 	add.w	r0, r7, #20
 8005a1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Add the telegram to the TX tail Queue of Modbus
	if (modH->uModbusType == MB_MASTER)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	2b04      	cmp	r3, #4
 8005a24:	d10d      	bne.n	8005a42 <ModbusQuery+0x36>
	{
	telegram.u32CurrentTask = (uint32_t *) osThreadGetId();
 8005a26:	f001 fb53 	bl	80070d0 <osThreadGetId>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	623b      	str	r3, [r7, #32]
	xQueueSendToBack(modH->QueueTelegramHandle, &telegram, 0);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8d3 00ac 	ldr.w	r0, [r3, #172]	@ 0xac
 8005a34:	f107 0114 	add.w	r1, r7, #20
 8005a38:	2300      	movs	r3, #0
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f001 ff98 	bl	8007970 <xQueueGenericSend>
	}
	else{
		while(1);// error a slave cannot send queries as a master
	}
}
 8005a40:	e000      	b.n	8005a44 <ModbusQuery+0x38>
		while(1);// error a slave cannot send queries as a master
 8005a42:	e7fe      	b.n	8005a42 <ModbusQuery+0x36>
}
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a4c:	b004      	add	sp, #16
 8005a4e:	4770      	bx	lr

08005a50 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 8005a50:	b084      	sub	sp, #16
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b084      	sub	sp, #16
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
 8005a5a:	f107 001c 	add.w	r0, r7, #28
 8005a5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8005a70:	4618      	mov	r0, r3
 8005a72:	f002 fa8f 	bl	8007f94 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	7a1b      	ldrb	r3, [r3, #8]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <SendQuery+0x32>
 8005a7e:	230a      	movs	r3, #10
 8005a80:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f993 30a7 	ldrsb.w	r3, [r3, #167]	@ 0xa7
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d001      	beq.n	8005a90 <SendQuery+0x40>
 8005a8c:	230b      	movs	r3, #11
 8005a8e:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8005a90:	7f3b      	ldrb	r3, [r7, #28]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <SendQuery+0x4c>
 8005a96:	7f3b      	ldrb	r3, [r7, #28]
 8005a98:	2bf7      	cmp	r3, #247	@ 0xf7
 8005a9a:	d901      	bls.n	8005aa0 <SendQuery+0x50>
 8005a9c:	2312      	movs	r3, #18
 8005a9e:	73bb      	strb	r3, [r7, #14]


	if(error)
 8005aa0:	7bbb      	ldrb	r3, [r7, #14]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00d      	beq.n	8005ac2 <SendQuery+0x72>
	{
		 modH->i8lastError = error;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	7bba      	ldrb	r2, [r7, #14]
 8005aaa:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	f001 ff5a 	bl	8007970 <xQueueGenericSend>
		 return error;
 8005abc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ac0:	e12a      	b.n	8005d18 <SendQuery+0x2c8>
	}


	modH->u16regs = telegram.u16reg;
 8005ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 8005aca:	7f3a      	ldrb	r2, [r7, #28]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 8005ad0:	7f7a      	ldrb	r2, [r7, #29]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8005ad6:	8bfb      	ldrh	r3, [r7, #30]
 8005ad8:	0a1b      	lsrs	r3, r3, #8
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 8005ae2:	8bfb      	ldrh	r3, [r7, #30]
 8005ae4:	b2da      	uxtb	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8005aea:	7f7b      	ldrb	r3, [r7, #29]
 8005aec:	3b01      	subs	r3, #1
 8005aee:	2b0f      	cmp	r3, #15
 8005af0:	f200 80ff 	bhi.w	8005cf2 <SendQuery+0x2a2>
 8005af4:	a201      	add	r2, pc, #4	@ (adr r2, 8005afc <SendQuery+0xac>)
 8005af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afa:	bf00      	nop
 8005afc:	08005b3d 	.word	0x08005b3d
 8005b00:	08005b3d 	.word	0x08005b3d
 8005b04:	08005b3d 	.word	0x08005b3d
 8005b08:	08005b3d 	.word	0x08005b3d
 8005b0c:	08005b5b 	.word	0x08005b5b
 8005b10:	08005b7d 	.word	0x08005b7d
 8005b14:	08005cf3 	.word	0x08005cf3
 8005b18:	08005cf3 	.word	0x08005cf3
 8005b1c:	08005cf3 	.word	0x08005cf3
 8005b20:	08005cf3 	.word	0x08005cf3
 8005b24:	08005cf3 	.word	0x08005cf3
 8005b28:	08005cf3 	.word	0x08005cf3
 8005b2c:	08005cf3 	.word	0x08005cf3
 8005b30:	08005cf3 	.word	0x08005cf3
 8005b34:	08005b9f 	.word	0x08005b9f
 8005b38:	08005c5d 	.word	0x08005c5d
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005b3c:	8c3b      	ldrh	r3, [r7, #32]
 8005b3e:	0a1b      	lsrs	r3, r3, #8
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	b2da      	uxtb	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005b48:	8c3b      	ldrh	r3, [r7, #32]
 8005b4a:	b2da      	uxtb	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2206      	movs	r2, #6
 8005b54:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005b58:	e0cb      	b.n	8005cf2 <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <SendQuery+0x116>
 8005b62:	22ff      	movs	r2, #255	@ 0xff
 8005b64:	e000      	b.n	8005b68 <SendQuery+0x118>
 8005b66:	2200      	movs	r2, #0
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2206      	movs	r2, #6
 8005b76:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005b7a:	e0ba      	b.n	8005cf2 <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7e:	881b      	ldrh	r3, [r3, #0]
 8005b80:	0a1b      	lsrs	r3, r3, #8
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2206      	movs	r2, #6
 8005b98:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005b9c:	e0a9      	b.n	8005cf2 <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8005b9e:	8c3b      	ldrh	r3, [r7, #32]
 8005ba0:	091b      	lsrs	r3, r3, #4
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 8005ba6:	7a7b      	ldrb	r3, [r7, #9]
 8005ba8:	005b      	lsls	r3, r3, #1
 8005baa:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8005bac:	8c3b      	ldrh	r3, [r7, #32]
 8005bae:	f003 030f 	and.w	r3, r3, #15
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d005      	beq.n	8005bc4 <SendQuery+0x174>
	    {
	        u8bytesno++;
 8005bb8:	7bfb      	ldrb	r3, [r7, #15]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8005bbe:	7a7b      	ldrb	r3, [r7, #9]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005bc4:	8c3b      	ldrh	r3, [r7, #32]
 8005bc6:	0a1b      	lsrs	r3, r3, #8
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	b2da      	uxtb	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005bd0:	8c3b      	ldrh	r3, [r7, #32]
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	7bfa      	ldrb	r2, [r7, #15]
 8005bdc:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2207      	movs	r2, #7
 8005be2:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005be6:	2300      	movs	r3, #0
 8005be8:	81bb      	strh	r3, [r7, #12]
 8005bea:	e031      	b.n	8005c50 <SendQuery+0x200>
	    {
	        if(i%2)
 8005bec:	89bb      	ldrh	r3, [r7, #12]
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00f      	beq.n	8005c18 <SendQuery+0x1c8>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 8005bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bfa:	89bb      	ldrh	r3, [r7, #12]
 8005bfc:	085b      	lsrs	r3, r3, #1
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	005b      	lsls	r3, r3, #1
 8005c02:	4413      	add	r3, r2
 8005c04:	881a      	ldrh	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	b2d2      	uxtb	r2, r2
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	440b      	add	r3, r1
 8005c14:	74da      	strb	r2, [r3, #19]
 8005c16:	e010      	b.n	8005c3a <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 8005c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c1a:	89bb      	ldrh	r3, [r7, #12]
 8005c1c:	085b      	lsrs	r3, r3, #1
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	005b      	lsls	r3, r3, #1
 8005c22:	4413      	add	r3, r2
 8005c24:	881b      	ldrh	r3, [r3, #0]
 8005c26:	0a1b      	lsrs	r3, r3, #8
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005c30:	4619      	mov	r1, r3
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	440b      	add	r3, r1
 8005c38:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005c40:	3301      	adds	r3, #1
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005c4a:	89bb      	ldrh	r3, [r7, #12]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	81bb      	strh	r3, [r7, #12]
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	89ba      	ldrh	r2, [r7, #12]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d3c8      	bcc.n	8005bec <SendQuery+0x19c>
	    }
	    break;
 8005c5a:	e04a      	b.n	8005cf2 <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005c5c:	8c3b      	ldrh	r3, [r7, #32]
 8005c5e:	0a1b      	lsrs	r3, r3, #8
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005c68:	8c3b      	ldrh	r3, [r7, #32]
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8005c70:	8c3b      	ldrh	r3, [r7, #32]
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	005b      	lsls	r3, r3, #1
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2207      	movs	r2, #7
 8005c80:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005c84:	2300      	movs	r3, #0
 8005c86:	817b      	strh	r3, [r7, #10]
 8005c88:	e02e      	b.n	8005ce8 <SendQuery+0x298>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 8005c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c8c:	897b      	ldrh	r3, [r7, #10]
 8005c8e:	005b      	lsls	r3, r3, #1
 8005c90:	4413      	add	r3, r2
 8005c92:	881b      	ldrh	r3, [r3, #0]
 8005c94:	0a1b      	lsrs	r3, r3, #8
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005c9e:	4619      	mov	r1, r3
 8005ca0:	b2d2      	uxtb	r2, r2
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	440b      	add	r3, r1
 8005ca6:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005cae:	3301      	adds	r3, #1
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 8005cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cba:	897b      	ldrh	r3, [r7, #10]
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	4413      	add	r3, r2
 8005cc0:	881a      	ldrh	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005cc8:	4619      	mov	r1, r3
 8005cca:	b2d2      	uxtb	r2, r2
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	440b      	add	r3, r1
 8005cd0:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005cd8:	3301      	adds	r3, #1
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005ce2:	897b      	ldrh	r3, [r7, #10]
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	817b      	strh	r3, [r7, #10]
 8005ce8:	8c3b      	ldrh	r3, [r7, #32]
 8005cea:	897a      	ldrh	r2, [r7, #10]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d3cc      	bcc.n	8005c8a <SendQuery+0x23a>
	    }
	    break;
 8005cf0:	bf00      	nop
	}


	sendTxBuffer(modH);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fc00 	bl	80064f8 <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005cfe:	2300      	movs	r3, #0
 8005d00:	2200      	movs	r2, #0
 8005d02:	2100      	movs	r1, #0
 8005d04:	f001 fe34 	bl	8007970 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
	modH->i8lastError = 0;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	749a      	strb	r2, [r3, #18]
	return 0;
 8005d16:	2300      	movs	r3, #0


}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d22:	b004      	add	sp, #16
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop

08005d28 <StartTaskModbusMaster>:
}

#endif

void StartTaskModbusMaster(void *argument)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b08c      	sub	sp, #48	@ 0x30
 8005d2c:	af02      	add	r7, sp, #8
 8005d2e:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	627b      	str	r3, [r7, #36]	@ 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8005d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d3a:	f107 010c 	add.w	r1, r7, #12
 8005d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d42:	4618      	mov	r0, r3
 8005d44:	f002 f844 	bl	8007dd0 <xQueueReceive>
       /* Block until a Modbus Frame arrives or query timeouts*/
   	   ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
#else
     /*Wait period of silence between modbus frame */
	 if(modH->port->Init.BaudRate <= 19200)
 8005d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8005d52:	d80b      	bhi.n	8005d6c <StartTaskModbusMaster+0x44>
	 	osDelay((int)(35000/modH->port->Init.BaudRate) + 2);
 8005d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f648 02b8 	movw	r2, #35000	@ 0x88b8
 8005d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d62:	3302      	adds	r3, #2
 8005d64:	4618      	mov	r0, r3
 8005d66:	f001 f9be 	bl	80070e6 <osDelay>
 8005d6a:	e002      	b.n	8005d72 <StartTaskModbusMaster+0x4a>
	 else
	 	osDelay(3);
 8005d6c:	2003      	movs	r0, #3
 8005d6e:	f001 f9ba 	bl	80070e6 <osDelay>

     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	f107 030c 	add.w	r3, r7, #12
 8005d7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d7e:	f7ff fe67 	bl	8005a50 <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8005d82:	f04f 31ff 	mov.w	r1, #4294967295
 8005d86:	2001      	movs	r0, #1
 8005d88:	f003 fc6a 	bl	8009660 <ulTaskNotifyTake>
 8005d8c:	6238      	str	r0, [r7, #32]

#endif

	  // notify the task the request timeout
      modH->i8lastError = 0;
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	2200      	movs	r2, #0
 8005d92:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d017      	beq.n	8005dca <StartTaskModbusMaster+0xa2>
      {
    	  modH->i8state = COM_IDLE;
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
    	  modH->i8lastError = ERR_TIME_OUT;
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	2211      	movs	r2, #17
 8005da6:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 8005da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005daa:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005dae:	3301      	adds	r3, #1
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005db8:	69b8      	ldr	r0, [r7, #24]
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	7c9b      	ldrb	r3, [r3, #18]
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	2203      	movs	r2, #3
 8005dc4:	f003 fc98 	bl	80096f8 <xTaskGenericNotify>
    	  continue;
 8005dc8:	e096      	b.n	8005ef8 <StartTaskModbusMaster+0x1d0>
      {
    	  getRxBuffer(modH);
      }

#else
      getRxBuffer(modH);
 8005dca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005dcc:	f000 f98c 	bl	80060e8 <getRxBuffer>
#endif



	  if ( modH->u8BufferSize < 6){
 8005dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005dd6:	2b05      	cmp	r3, #5
 8005dd8:	d817      	bhi.n	8005e0a <StartTaskModbusMaster+0xe2>

		  modH->i8state = COM_IDLE;
 8005dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
		  modH->i8lastError = ERR_BAD_SIZE;
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	220f      	movs	r2, #15
 8005de6:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8005de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dea:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005dee:	3301      	adds	r3, #1
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005df8:	69b8      	ldr	r0, [r7, #24]
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfc:	7c9b      	ldrb	r3, [r3, #18]
 8005dfe:	4619      	mov	r1, r3
 8005e00:	2300      	movs	r3, #0
 8005e02:	2203      	movs	r2, #3
 8005e04:	f003 fc78 	bl	80096f8 <xTaskGenericNotify>
		  continue;
 8005e08:	e076      	b.n	8005ef8 <StartTaskModbusMaster+0x1d0>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0c:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 8005e10:	2300      	movs	r3, #0
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	2300      	movs	r3, #0
 8005e16:	2200      	movs	r2, #0
 8005e18:	2103      	movs	r1, #3
 8005e1a:	f003 ff11 	bl	8009c40 <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8005e1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e20:	f000 f8f2 	bl	8006008 <validateAnswer>
 8005e24:	4603      	mov	r3, r0
 8005e26:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 8005e28:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00f      	beq.n	8005e50 <StartTaskModbusMaster+0x128>
	  {
		 modH->i8state = COM_IDLE;
 8005e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
         modH->i8lastError = u8exception;
 8005e38:	7ffa      	ldrb	r2, [r7, #31]
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3c:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005e3e:	69b8      	ldr	r0, [r7, #24]
 8005e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e42:	7c9b      	ldrb	r3, [r3, #18]
 8005e44:	4619      	mov	r1, r3
 8005e46:	2300      	movs	r3, #0
 8005e48:	2203      	movs	r2, #3
 8005e4a:	f003 fc55 	bl	80096f8 <xTaskGenericNotify>
	     continue;
 8005e4e:	e053      	b.n	8005ef8 <StartTaskModbusMaster+0x1d0>
	  }

	  modH->i8lastError = u8exception;
 8005e50:	7ffa      	ldrb	r2, [r7, #31]
 8005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e54:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e58:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8005e60:	4618      	mov	r0, r3
 8005e62:	f002 f897 	bl	8007f94 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	7d1b      	ldrb	r3, [r3, #20]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	2b0f      	cmp	r3, #15
 8005e6e:	d82b      	bhi.n	8005ec8 <StartTaskModbusMaster+0x1a0>
 8005e70:	a201      	add	r2, pc, #4	@ (adr r2, 8005e78 <StartTaskModbusMaster+0x150>)
 8005e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e76:	bf00      	nop
 8005e78:	08005eb9 	.word	0x08005eb9
 8005e7c:	08005eb9 	.word	0x08005eb9
 8005e80:	08005ec1 	.word	0x08005ec1
 8005e84:	08005ec1 	.word	0x08005ec1
 8005e88:	08005ec9 	.word	0x08005ec9
 8005e8c:	08005ec9 	.word	0x08005ec9
 8005e90:	08005ec9 	.word	0x08005ec9
 8005e94:	08005ec9 	.word	0x08005ec9
 8005e98:	08005ec9 	.word	0x08005ec9
 8005e9c:	08005ec9 	.word	0x08005ec9
 8005ea0:	08005ec9 	.word	0x08005ec9
 8005ea4:	08005ec9 	.word	0x08005ec9
 8005ea8:	08005ec9 	.word	0x08005ec9
 8005eac:	08005ec9 	.word	0x08005ec9
 8005eb0:	08005ec9 	.word	0x08005ec9
 8005eb4:	08005ec9 	.word	0x08005ec9
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 8005eb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005eba:	f000 f81f 	bl	8005efc <get_FC1>
	      break;
 8005ebe:	e004      	b.n	8005eca <StartTaskModbusMaster+0x1a2>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 8005ec0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ec2:	f000 f872 	bl	8005faa <get_FC3>
	      break;
 8005ec6:	e000      	b.n	8005eca <StartTaskModbusMaster+0x1a2>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8005ec8:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7

	  if (modH->i8lastError ==0) // no error, we use OP_OK_QUERY, since we need to use a different value than 0 to detect the timeout
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed4:	7c9b      	ldrb	r3, [r3, #18]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10d      	bne.n	8005ef6 <StartTaskModbusMaster+0x1ce>
	  {
		  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8005eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005edc:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	f001 fd43 	bl	8007970 <xQueueGenericSend>
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, OP_OK_QUERY, eSetValueWithOverwrite);
 8005eea:	69b8      	ldr	r0, [r7, #24]
 8005eec:	2300      	movs	r3, #0
 8005eee:	2203      	movs	r2, #3
 8005ef0:	2114      	movs	r1, #20
 8005ef2:	f003 fc01 	bl	80096f8 <xTaskGenericNotify>
	  }


	  continue;
 8005ef6:	bf00      	nop
  {
 8005ef8:	e71c      	b.n	8005d34 <StartTaskModbusMaster+0xc>
 8005efa:	bf00      	nop

08005efc <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 8005efc:	b590      	push	{r4, r7, lr}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8005f04:	2303      	movs	r3, #3
 8005f06:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8005f08:	2300      	movs	r3, #0
 8005f0a:	73fb      	strb	r3, [r7, #15]
 8005f0c:	e043      	b.n	8005f96 <get_FC1+0x9a>

        if(i%2)
 8005f0e:	7bfb      	ldrb	r3, [r7, #15]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d01c      	beq.n	8005f54 <get_FC1+0x58>
        {
        	modH->u16regs[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regs[i/2]));
 8005f1a:	7bfa      	ldrb	r2, [r7, #15]
 8005f1c:	7bbb      	ldrb	r3, [r7, #14]
 8005f1e:	4413      	add	r3, r2
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	4413      	add	r3, r2
 8005f24:	7cd8      	ldrb	r0, [r3, #19]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	085b      	lsrs	r3, r3, #1
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	005b      	lsls	r3, r3, #1
 8005f34:	4413      	add	r3, r2
 8005f36:	881b      	ldrh	r3, [r3, #0]
 8005f38:	b2d9      	uxtb	r1, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
 8005f42:	085b      	lsrs	r3, r3, #1
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	005b      	lsls	r3, r3, #1
 8005f48:	18d4      	adds	r4, r2, r3
 8005f4a:	f000 fa5f 	bl	800640c <word>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	8023      	strh	r3, [r4, #0]
 8005f52:	e01d      	b.n	8005f90 <get_FC1+0x94>
        }
        else
        {

        	modH->u16regs[i/2]= word(highByte(modH->u16regs[i/2]), modH->u8Buffer[i+u8byte]);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
 8005f5c:	085b      	lsrs	r3, r3, #1
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	005b      	lsls	r3, r3, #1
 8005f62:	4413      	add	r3, r2
 8005f64:	881b      	ldrh	r3, [r3, #0]
 8005f66:	0a1b      	lsrs	r3, r3, #8
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	b2d8      	uxtb	r0, r3
 8005f6c:	7bfa      	ldrb	r2, [r7, #15]
 8005f6e:	7bbb      	ldrb	r3, [r7, #14]
 8005f70:	4413      	add	r3, r2
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	4413      	add	r3, r2
 8005f76:	7cd9      	ldrb	r1, [r3, #19]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005f7e:	7bfb      	ldrb	r3, [r7, #15]
 8005f80:	085b      	lsrs	r3, r3, #1
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	005b      	lsls	r3, r3, #1
 8005f86:	18d4      	adds	r4, r2, r3
 8005f88:	f000 fa40 	bl	800640c <word>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
 8005f92:	3301      	adds	r3, #1
 8005f94:	73fb      	strb	r3, [r7, #15]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	7d5b      	ldrb	r3, [r3, #21]
 8005f9a:	7bfa      	ldrb	r2, [r7, #15]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d3b6      	bcc.n	8005f0e <get_FC1+0x12>
        }

     }
}
 8005fa0:	bf00      	nop
 8005fa2:	bf00      	nop
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd90      	pop	{r4, r7, pc}

08005faa <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 8005faa:	b590      	push	{r4, r7, lr}
 8005fac:	b085      	sub	sp, #20
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	73bb      	strb	r3, [r7, #14]
 8005fba:	e018      	b.n	8005fee <get_FC3+0x44>
    {
    	modH->u16regs[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 8005fbc:	7bfb      	ldrb	r3, [r7, #15]
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	7cd8      	ldrb	r0, [r3, #19]
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	4413      	add	r3, r2
 8005fcc:	7cd9      	ldrb	r1, [r3, #19]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005fd4:	7bbb      	ldrb	r3, [r7, #14]
 8005fd6:	005b      	lsls	r3, r3, #1
 8005fd8:	18d4      	adds	r4, r2, r3
 8005fda:	f000 fa17 	bl	800640c <word>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 8005fe2:	7bfb      	ldrb	r3, [r7, #15]
 8005fe4:	3302      	adds	r3, #2
 8005fe6:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8005fe8:	7bbb      	ldrb	r3, [r7, #14]
 8005fea:	3301      	adds	r3, #1
 8005fec:	73bb      	strb	r3, [r7, #14]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	7d5b      	ldrb	r3, [r3, #21]
 8005ff2:	085b      	lsrs	r3, r3, #1
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	7bba      	ldrb	r2, [r7, #14]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d3df      	bcc.n	8005fbc <get_FC3+0x12>
    }
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	bd90      	pop	{r4, r7, pc}
	...

08006008 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
#if ENABLE_TCP ==1
	if(modH->xTypeHW != TCP_HW)
	{
#endif
	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006016:	3b02      	subs	r3, #2
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	4413      	add	r3, r2
 800601c:	7cdb      	ldrb	r3, [r3, #19]
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800601e:	b21b      	sxth	r3, r3
 8006020:	021b      	lsls	r3, r3, #8
 8006022:	b21a      	sxth	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800602a:	3b01      	subs	r3, #1
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	440b      	add	r3, r1
 8006030:	7cdb      	ldrb	r3, [r3, #19]
 8006032:	b21b      	sxth	r3, r3
 8006034:	4313      	orrs	r3, r2
 8006036:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 8006038:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f103 0213 	add.w	r2, r3, #19
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006046:	3b02      	subs	r3, #2
 8006048:	b2db      	uxtb	r3, r3
 800604a:	4619      	mov	r1, r3
 800604c:	4610      	mov	r0, r2
 800604e:	f000 f9ef 	bl	8006430 <calcCRC>
 8006052:	4603      	mov	r3, r0
 8006054:	461a      	mov	r2, r3
 8006056:	89bb      	ldrh	r3, [r7, #12]
 8006058:	4293      	cmp	r3, r2
 800605a:	d009      	beq.n	8006070 <validateAnswer+0x68>
    {
    	modH->u16errCnt ++;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006062:	3301      	adds	r3, #1
 8006064:	b29a      	uxth	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_BAD_CRC;
 800606c:	230d      	movs	r3, #13
 800606e:	e034      	b.n	80060da <validateAnswer+0xd2>
	}
#endif


    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	7d1b      	ldrb	r3, [r3, #20]
 8006074:	b25b      	sxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	da09      	bge.n	800608e <validateAnswer+0x86>
    {
    	modH->u16errCnt ++;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006080:	3301      	adds	r3, #1
 8006082:	b29a      	uxth	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_EXCEPTION;
 800608a:	230e      	movs	r3, #14
 800608c:	e025      	b.n	80060da <validateAnswer+0xd2>
    }

    // check fct code
    bool isSupported = false;
 800608e:	2300      	movs	r3, #0
 8006090:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006092:	2300      	movs	r3, #0
 8006094:	73bb      	strb	r3, [r7, #14]
 8006096:	e00c      	b.n	80060b2 <validateAnswer+0xaa>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8006098:	7bbb      	ldrb	r3, [r7, #14]
 800609a:	4a12      	ldr	r2, [pc, #72]	@ (80060e4 <validateAnswer+0xdc>)
 800609c:	5cd2      	ldrb	r2, [r2, r3]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	7d1b      	ldrb	r3, [r3, #20]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d102      	bne.n	80060ac <validateAnswer+0xa4>
        {
            isSupported = 1;
 80060a6:	2301      	movs	r3, #1
 80060a8:	73fb      	strb	r3, [r7, #15]
            break;
 80060aa:	e005      	b.n	80060b8 <validateAnswer+0xb0>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 80060ac:	7bbb      	ldrb	r3, [r7, #14]
 80060ae:	3301      	adds	r3, #1
 80060b0:	73bb      	strb	r3, [r7, #14]
 80060b2:	7bbb      	ldrb	r3, [r7, #14]
 80060b4:	2b07      	cmp	r3, #7
 80060b6:	d9ef      	bls.n	8006098 <validateAnswer+0x90>
        }
    }
    if (!isSupported)
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
 80060ba:	f083 0301 	eor.w	r3, r3, #1
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d009      	beq.n	80060d8 <validateAnswer+0xd0>
    {
    	modH->u16errCnt ++;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80060ca:	3301      	adds	r3, #1
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return EXC_FUNC_CODE;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e000      	b.n	80060da <validateAnswer+0xd2>
    }

    return 0; // OK, no exception code thrown
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	0800ae74 	.word	0x0800ae74

080060e8 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d104      	bne.n	8006104 <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fd fcd8 	bl	8003ab4 <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 800610a:	2b00      	cmp	r3, #0
 800610c:	d007      	beq.n	800611e <getRxBuffer+0x36>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	33c0      	adds	r3, #192	@ 0xc0
 8006112:	4618      	mov	r0, r3
 8006114:	f7ff f9b8 	bl	8005488 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 8006118:	230c      	movs	r3, #12
 800611a:	81fb      	strh	r3, [r7, #14]
 800611c:	e019      	b.n	8006152 <getRxBuffer+0x6a>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	3313      	adds	r3, #19
 8006128:	4619      	mov	r1, r3
 800612a:	4610      	mov	r0, r2
 800612c:	f7ff f946 	bl	80053bc <RingGetAllBytes>
 8006130:	4603      	mov	r3, r0
 8006132:	461a      	mov	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
		modH->u16InCnt++;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8006140:	3301      	adds	r3, #1
 8006142:	b29a      	uxth	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
		i16result = modH->u8BufferSize;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006150:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006158:	2b01      	cmp	r3, #1
 800615a:	d107      	bne.n	800616c <getRxBuffer+0x84>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6858      	ldr	r0, [r3, #4]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	33a6      	adds	r3, #166	@ 0xa6
 8006164:	2201      	movs	r2, #1
 8006166:	4619      	mov	r1, r3
 8006168:	f7fd fb37 	bl	80037da <HAL_UART_Receive_IT>
	}

    return i16result;
 800616c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8006170:	4618      	mov	r0, r3
 8006172:	3710      	adds	r7, #16
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
	    		return ERR_BAD_CRC;
	    		}
	    }
#else
	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006186:	3b02      	subs	r3, #2
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	4413      	add	r3, r2
 800618c:	7cdb      	ldrb	r3, [r3, #19]
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800618e:	b21b      	sxth	r3, r3
 8006190:	021b      	lsls	r3, r3, #8
 8006192:	b21a      	sxth	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800619a:	3b01      	subs	r3, #1
 800619c:	6879      	ldr	r1, [r7, #4]
 800619e:	440b      	add	r3, r1
 80061a0:	7cdb      	ldrb	r3, [r3, #19]
 80061a2:	b21b      	sxth	r3, r3
 80061a4:	4313      	orrs	r3, r2
 80061a6:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 80061a8:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f103 0213 	add.w	r2, r3, #19
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061b6:	3b02      	subs	r3, #2
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	4619      	mov	r1, r3
 80061bc:	4610      	mov	r0, r2
 80061be:	f000 f937 	bl	8006430 <calcCRC>
 80061c2:	4603      	mov	r3, r0
 80061c4:	461a      	mov	r2, r3
 80061c6:	893b      	ldrh	r3, [r7, #8]
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d009      	beq.n	80061e0 <validateRequest+0x68>
	    {
	       		modH->u16errCnt ++;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80061d2:	3301      	adds	r3, #1
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	       		return ERR_BAD_CRC;
 80061dc:	230d      	movs	r3, #13
 80061de:	e10e      	b.n	80063fe <validateRequest+0x286>


#endif

	    // check fct code
	    bool isSupported = false;
 80061e0:	2300      	movs	r3, #0
 80061e2:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 80061e4:	2300      	movs	r3, #0
 80061e6:	73bb      	strb	r3, [r7, #14]
 80061e8:	e00c      	b.n	8006204 <validateRequest+0x8c>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 80061ea:	7bbb      	ldrb	r3, [r7, #14]
 80061ec:	4a86      	ldr	r2, [pc, #536]	@ (8006408 <validateRequest+0x290>)
 80061ee:	5cd2      	ldrb	r2, [r2, r3]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	7d1b      	ldrb	r3, [r3, #20]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d102      	bne.n	80061fe <validateRequest+0x86>
	        {
	            isSupported = 1;
 80061f8:	2301      	movs	r3, #1
 80061fa:	73fb      	strb	r3, [r7, #15]
	            break;
 80061fc:	e005      	b.n	800620a <validateRequest+0x92>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 80061fe:	7bbb      	ldrb	r3, [r7, #14]
 8006200:	3301      	adds	r3, #1
 8006202:	73bb      	strb	r3, [r7, #14]
 8006204:	7bbb      	ldrb	r3, [r7, #14]
 8006206:	2b07      	cmp	r3, #7
 8006208:	d9ef      	bls.n	80061ea <validateRequest+0x72>
	        }
	    }
	    if (!isSupported)
 800620a:	7bfb      	ldrb	r3, [r7, #15]
 800620c:	f083 0301 	eor.w	r3, r3, #1
 8006210:	b2db      	uxtb	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d009      	beq.n	800622a <validateRequest+0xb2>
	    {
	    	modH->u16errCnt ++;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800621c:	3301      	adds	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	        return EXC_FUNC_CODE;
 8006226:	2301      	movs	r3, #1
 8006228:	e0e9      	b.n	80063fe <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 800622a:	2300      	movs	r3, #0
 800622c:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 800622e:	2300      	movs	r3, #0
 8006230:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	7d1b      	ldrb	r3, [r3, #20]
 8006236:	3b01      	subs	r3, #1
 8006238:	2b0f      	cmp	r3, #15
 800623a:	f200 80df 	bhi.w	80063fc <validateRequest+0x284>
 800623e:	a201      	add	r2, pc, #4	@ (adr r2, 8006244 <validateRequest+0xcc>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	08006285 	.word	0x08006285
 8006248:	08006285 	.word	0x08006285
 800624c:	0800639d 	.word	0x0800639d
 8006250:	0800639d 	.word	0x0800639d
 8006254:	08006331 	.word	0x08006331
 8006258:	08006379 	.word	0x08006379
 800625c:	080063fd 	.word	0x080063fd
 8006260:	080063fd 	.word	0x080063fd
 8006264:	080063fd 	.word	0x080063fd
 8006268:	080063fd 	.word	0x080063fd
 800626c:	080063fd 	.word	0x080063fd
 8006270:	080063fd 	.word	0x080063fd
 8006274:	080063fd 	.word	0x080063fd
 8006278:	080063fd 	.word	0x080063fd
 800627c:	08006285 	.word	0x08006285
 8006280:	0800639d 	.word	0x0800639d
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	7d5a      	ldrb	r2, [r3, #21]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	7d9b      	ldrb	r3, [r3, #22]
 800628c:	4619      	mov	r1, r3
 800628e:	4610      	mov	r0, r2
 8006290:	f000 f8bc 	bl	800640c <word>
 8006294:	4603      	mov	r3, r0
 8006296:	091b      	lsrs	r3, r3, #4
 8006298:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	7dda      	ldrb	r2, [r3, #23]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	7e1b      	ldrb	r3, [r3, #24]
 80062a2:	4619      	mov	r1, r3
 80062a4:	4610      	mov	r0, r2
 80062a6:	f000 f8b1 	bl	800640c <word>
 80062aa:	4603      	mov	r3, r0
 80062ac:	091b      	lsrs	r3, r3, #4
 80062ae:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	7dda      	ldrb	r2, [r3, #23]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	7e1b      	ldrb	r3, [r3, #24]
 80062b8:	4619      	mov	r1, r3
 80062ba:	4610      	mov	r0, r2
 80062bc:	f000 f8a6 	bl	800640c <word>
 80062c0:	4603      	mov	r3, r0
 80062c2:	f003 030f 	and.w	r3, r3, #15
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d002      	beq.n	80062d2 <validateRequest+0x15a>
 80062cc:	897b      	ldrh	r3, [r7, #10]
 80062ce:	3301      	adds	r3, #1
 80062d0:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regsize) return EXC_ADDR_RANGE;
 80062d2:	89ba      	ldrh	r2, [r7, #12]
 80062d4:	897b      	ldrh	r3, [r7, #10]
 80062d6:	4413      	add	r3, r2
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 80062de:	4293      	cmp	r3, r2
 80062e0:	dd01      	ble.n	80062e6 <validateRequest+0x16e>
 80062e2:	2302      	movs	r3, #2
 80062e4:	e08b      	b.n	80063fe <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	7dda      	ldrb	r2, [r3, #23]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	7e1b      	ldrb	r3, [r3, #24]
 80062ee:	4619      	mov	r1, r3
 80062f0:	4610      	mov	r0, r2
 80062f2:	f000 f88b 	bl	800640c <word>
 80062f6:	4603      	mov	r3, r0
 80062f8:	08db      	lsrs	r3, r3, #3
 80062fa:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	7dda      	ldrb	r2, [r3, #23]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	7e1b      	ldrb	r3, [r3, #24]
 8006304:	4619      	mov	r1, r3
 8006306:	4610      	mov	r0, r2
 8006308:	f000 f880 	bl	800640c <word>
 800630c:	4603      	mov	r3, r0
 800630e:	f003 0307 	and.w	r3, r3, #7
 8006312:	b29b      	uxth	r3, r3
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <validateRequest+0x1a6>
 8006318:	897b      	ldrh	r3, [r7, #10]
 800631a:	3301      	adds	r3, #1
 800631c:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 800631e:	897b      	ldrh	r3, [r7, #10]
 8006320:	3305      	adds	r3, #5
 8006322:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 8006324:	897b      	ldrh	r3, [r7, #10]
 8006326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800632a:	d960      	bls.n	80063ee <validateRequest+0x276>
 800632c:	2303      	movs	r3, #3
 800632e:	e066      	b.n	80063fe <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	7d5a      	ldrb	r2, [r3, #21]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	7d9b      	ldrb	r3, [r3, #22]
 8006338:	4619      	mov	r1, r3
 800633a:	4610      	mov	r0, r2
 800633c:	f000 f866 	bl	800640c <word>
 8006340:	4603      	mov	r3, r0
 8006342:	091b      	lsrs	r3, r3, #4
 8006344:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	7d5a      	ldrb	r2, [r3, #21]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	7d9b      	ldrb	r3, [r3, #22]
 800634e:	4619      	mov	r1, r3
 8006350:	4610      	mov	r0, r2
 8006352:	f000 f85b 	bl	800640c <word>
 8006356:	4603      	mov	r3, r0
 8006358:	f003 030f 	and.w	r3, r3, #15
 800635c:	b29b      	uxth	r3, r3
 800635e:	2b00      	cmp	r3, #0
 8006360:	d002      	beq.n	8006368 <validateRequest+0x1f0>
 8006362:	89bb      	ldrh	r3, [r7, #12]
 8006364:	3301      	adds	r3, #1
 8006366:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH->u16regsize) return EXC_ADDR_RANGE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800636e:	89ba      	ldrh	r2, [r7, #12]
 8006370:	429a      	cmp	r2, r3
 8006372:	d33e      	bcc.n	80063f2 <validateRequest+0x27a>
 8006374:	2302      	movs	r3, #2
 8006376:	e042      	b.n	80063fe <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	7d5a      	ldrb	r2, [r3, #21]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	7d9b      	ldrb	r3, [r3, #22]
 8006380:	4619      	mov	r1, r3
 8006382:	4610      	mov	r0, r2
 8006384:	f000 f842 	bl	800640c <word>
 8006388:	4603      	mov	r3, r0
 800638a:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH-> u16regsize) return EXC_ADDR_RANGE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8006392:	89ba      	ldrh	r2, [r7, #12]
 8006394:	429a      	cmp	r2, r3
 8006396:	d32e      	bcc.n	80063f6 <validateRequest+0x27e>
 8006398:	2302      	movs	r3, #2
 800639a:	e030      	b.n	80063fe <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	7d5a      	ldrb	r2, [r3, #21]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	7d9b      	ldrb	r3, [r3, #22]
 80063a4:	4619      	mov	r1, r3
 80063a6:	4610      	mov	r0, r2
 80063a8:	f000 f830 	bl	800640c <word>
 80063ac:	4603      	mov	r3, r0
 80063ae:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	7dda      	ldrb	r2, [r3, #23]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	7e1b      	ldrb	r3, [r3, #24]
 80063b8:	4619      	mov	r1, r3
 80063ba:	4610      	mov	r0, r2
 80063bc:	f000 f826 	bl	800640c <word>
 80063c0:	4603      	mov	r3, r0
 80063c2:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regsize) return EXC_ADDR_RANGE;
 80063c4:	89ba      	ldrh	r2, [r7, #12]
 80063c6:	897b      	ldrh	r3, [r7, #10]
 80063c8:	4413      	add	r3, r2
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 80063d0:	4293      	cmp	r3, r2
 80063d2:	dd01      	ble.n	80063d8 <validateRequest+0x260>
 80063d4:	2302      	movs	r3, #2
 80063d6:	e012      	b.n	80063fe <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 80063d8:	897b      	ldrh	r3, [r7, #10]
 80063da:	005b      	lsls	r3, r3, #1
 80063dc:	b29b      	uxth	r3, r3
 80063de:	3305      	adds	r3, #5
 80063e0:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 80063e2:	897b      	ldrh	r3, [r7, #10]
 80063e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063e8:	d907      	bls.n	80063fa <validateRequest+0x282>
 80063ea:	2303      	movs	r3, #3
 80063ec:	e007      	b.n	80063fe <validateRequest+0x286>
	        break;
 80063ee:	bf00      	nop
 80063f0:	e004      	b.n	80063fc <validateRequest+0x284>
	        break;
 80063f2:	bf00      	nop
 80063f4:	e002      	b.n	80063fc <validateRequest+0x284>
	        break;
 80063f6:	bf00      	nop
 80063f8:	e000      	b.n	80063fc <validateRequest+0x284>
	        break;
 80063fa:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 80063fc:	2300      	movs	r3, #0

}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	0800ae74 	.word	0x0800ae74

0800640c <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 800640c:	b480      	push	{r7}
 800640e:	b085      	sub	sp, #20
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	460a      	mov	r2, r1
 8006416:	71fb      	strb	r3, [r7, #7]
 8006418:	4613      	mov	r3, r2
 800641a:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 800641c:	79bb      	ldrb	r3, [r7, #6]
 800641e:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 8006420:	79fb      	ldrb	r3, [r7, #7]
 8006422:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 8006424:	89bb      	ldrh	r3, [r7, #12]
}
 8006426:	4618      	mov	r0, r3
 8006428:	3714      	adds	r7, #20
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr

08006430 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 8006430:	b480      	push	{r7}
 8006432:	b087      	sub	sp, #28
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	460b      	mov	r3, r1
 800643a:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 800643c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006440:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 8006442:	2300      	movs	r3, #0
 8006444:	74fb      	strb	r3, [r7, #19]
 8006446:	e023      	b.n	8006490 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 8006448:	7cfb      	ldrb	r3, [r7, #19]
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	4413      	add	r3, r2
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	461a      	mov	r2, r3
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	4053      	eors	r3, r2
 8006456:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 8006458:	2301      	movs	r3, #1
 800645a:	74bb      	strb	r3, [r7, #18]
 800645c:	e012      	b.n	8006484 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	085b      	lsrs	r3, r3, #1
 800646a:	617b      	str	r3, [r7, #20]
            if (flag)
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d005      	beq.n	800647e <calcCRC+0x4e>
                temp ^= 0xA001;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8006478:	f083 0301 	eor.w	r3, r3, #1
 800647c:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800647e:	7cbb      	ldrb	r3, [r7, #18]
 8006480:	3301      	adds	r3, #1
 8006482:	74bb      	strb	r3, [r7, #18]
 8006484:	7cbb      	ldrb	r3, [r7, #18]
 8006486:	2b08      	cmp	r3, #8
 8006488:	d9e9      	bls.n	800645e <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800648a:	7cfb      	ldrb	r3, [r7, #19]
 800648c:	3301      	adds	r3, #1
 800648e:	74fb      	strb	r3, [r7, #19]
 8006490:	7cfa      	ldrb	r2, [r7, #19]
 8006492:	78fb      	ldrb	r3, [r7, #3]
 8006494:	429a      	cmp	r2, r3
 8006496:	d3d7      	bcc.n	8006448 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	0a1b      	lsrs	r3, r3, #8
 800649c:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	021b      	lsls	r3, r3, #8
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	b29b      	uxth	r3, r3

}
 80064b2:	4618      	mov	r0, r3
 80064b4:	371c      	adds	r7, #28
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bc80      	pop	{r7}
 80064ba:	4770      	bx	lr

080064bc <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	4603      	mov	r3, r0
 80064c4:	6039      	str	r1, [r7, #0]
 80064c6:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	7d1b      	ldrb	r3, [r3, #20]
 80064cc:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	7a1a      	ldrb	r2, [r3, #8]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
 80064d8:	3b80      	subs	r3, #128	@ 0x80
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	79fa      	ldrb	r2, [r7, #7]
 80064e4:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	2203      	movs	r2, #3
 80064ea:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr

080064f8 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 80064f8:	b590      	push	{r4, r7, lr}
 80064fa:	b087      	sub	sp, #28
 80064fc:	af02      	add	r7, sp, #8
 80064fe:	6078      	str	r0, [r7, #4]
    // when in slaveType and u8AddressMode == ADDRESS_BROADCAST, do not send anything
    if (modH->uModbusType == MB_SLAVE && modH->u8AddressMode == ADDRESS_BROADCAST)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	781b      	ldrb	r3, [r3, #0]
 8006504:	2b03      	cmp	r3, #3
 8006506:	d111      	bne.n	800652c <sendTxBuffer+0x34>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800650e:	2b00      	cmp	r3, #0
 8006510:	d10c      	bne.n	800652c <sendTxBuffer+0x34>
    {
        modH->u8BufferSize = 0;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
        // increase message counter
        modH->u16OutCnt++;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 8006520:	3301      	adds	r3, #1
 8006522:	b29a      	uxth	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        return;
 800652a:	e097      	b.n	800665c <sendTxBuffer+0x164>
#if  ENABLE_TCP == 1
if(modH->xTypeHW != TCP_HW)
	 {
#endif

	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f103 0213 	add.w	r2, r3, #19
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006538:	4619      	mov	r1, r3
 800653a:	4610      	mov	r0, r2
 800653c:	f7ff ff78 	bl	8006430 <calcCRC>
 8006540:	4603      	mov	r3, r0
 8006542:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 8006544:	89fb      	ldrh	r3, [r7, #14]
 8006546:	0a1b      	lsrs	r3, r3, #8
 8006548:	b29a      	uxth	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006550:	4619      	mov	r1, r3
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	440b      	add	r3, r1
 8006558:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006560:	3301      	adds	r3, #1
 8006562:	b2da      	uxtb	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006570:	4619      	mov	r1, r3
 8006572:	89fb      	ldrh	r3, [r7, #14]
 8006574:	b2da      	uxtb	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	440b      	add	r3, r1
 800657a:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006582:	3301      	adds	r3, #1
 8006584:	b2da      	uxtb	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
#if ENABLE_USB_CDC == 1 || ENABLE_TCP == 1
    if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA )
    {
#endif

    	if (modH->EN_Port != NULL)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00c      	beq.n	80065ae <sendTxBuffer+0xb6>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	4618      	mov	r0, r3
 800659a:	f7fd fdea 	bl	8004172 <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	68d8      	ldr	r0, [r3, #12]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	8a1b      	ldrh	r3, [r3, #16]
 80065a6:	2201      	movs	r2, #1
 80065a8:	4619      	mov	r1, r3
 80065aa:	f7fb fffc 	bl	80025a6 <HAL_GPIO_WritePin>
        }

#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d10b      	bne.n	80065d0 <sendTxBuffer+0xd8>
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6858      	ldr	r0, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f103 0113 	add.w	r1, r3, #19
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80065c8:	461a      	mov	r2, r3
 80065ca:	f7fd f8d1 	bl	8003770 <HAL_UART_Transmit_IT>
 80065ce:	e00a      	b.n	80065e6 <sendTxBuffer+0xee>
#if ENABLE_USART_DMA ==1
    	}
        else
        {
        	//transfer buffer to serial line DMA
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6858      	ldr	r0, [r3, #4]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f103 0113 	add.w	r1, r3, #19
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80065e0:	461a      	mov	r2, r3
 80065e2:	f7fd f91f 	bl	8003824 <HAL_UART_Transmit_DMA>

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 80065e6:	21fa      	movs	r1, #250	@ 0xfa
 80065e8:	2001      	movs	r0, #1
 80065ea:	f003 f839 	bl	8009660 <ulTaskNotifyTake>
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4) || defined(STM32L082xx) || defined(STM32F7) || defined(STM32WB) || defined(STM32G070xx) || defined(STM32F0) || defined(STM32G431xx) || defined(STM32H5)
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
#else
          // F429, F103, L152 ...
	  while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 80065ee:	bf00      	nop
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d0f7      	beq.n	80065f0 <sendTxBuffer+0xf8>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00c      	beq.n	8006622 <sendTxBuffer+0x12a>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68d8      	ldr	r0, [r3, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	8a1b      	ldrh	r3, [r3, #16]
 8006610:	2200      	movs	r2, #0
 8006612:	4619      	mov	r1, r3
 8006614:	f7fb ffc7 	bl	80025a6 <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	4618      	mov	r0, r3
 800661e:	f7fd fddb 	bl	80041d8 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	2b04      	cmp	r3, #4
 8006628:	d10c      	bne.n	8006644 <sendTxBuffer+0x14c>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8d3 40b8 	ldr.w	r4, [r3, #184]	@ 0xb8
 8006630:	f002 fb24 	bl	8008c7c <xTaskGetTickCount>
 8006634:	4602      	mov	r2, r0
 8006636:	2300      	movs	r3, #0
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	2300      	movs	r3, #0
 800663c:	2102      	movs	r1, #2
 800663e:	4620      	mov	r0, r4
 8006640:	f003 fafe 	bl	8009c40 <xTimerGenericCommand>

#endif

#endif

     modH->u8BufferSize = 0;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
     // increase message counter
     modH->u16OutCnt++;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 8006652:	3301      	adds	r3, #1
 8006654:	b29a      	uxth	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e


}
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	bd90      	pop	{r4, r7, pc}

08006662 <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b086      	sub	sp, #24
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	7d5a      	ldrb	r2, [r3, #21]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	7d9b      	ldrb	r3, [r3, #22]
 8006672:	4619      	mov	r1, r3
 8006674:	4610      	mov	r0, r2
 8006676:	f7ff fec9 	bl	800640c <word>
 800667a:	4603      	mov	r3, r0
 800667c:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	7dda      	ldrb	r2, [r3, #23]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	7e1b      	ldrb	r3, [r3, #24]
 8006686:	4619      	mov	r1, r3
 8006688:	4610      	mov	r0, r2
 800668a:	f7ff febf 	bl	800640c <word>
 800668e:	4603      	mov	r3, r0
 8006690:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8006692:	8a3b      	ldrh	r3, [r7, #16]
 8006694:	08db      	lsrs	r3, r3, #3
 8006696:	b29b      	uxth	r3, r3
 8006698:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 800669a:	8a3b      	ldrh	r3, [r7, #16]
 800669c:	f003 0307 	and.w	r3, r3, #7
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d002      	beq.n	80066ac <process_FC1+0x4a>
 80066a6:	7dfb      	ldrb	r3, [r7, #23]
 80066a8:	3301      	adds	r3, #1
 80066aa:	75fb      	strb	r3, [r7, #23]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	7dfa      	ldrb	r2, [r7, #23]
 80066b0:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2203      	movs	r2, #3
 80066b6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066c0:	461a      	mov	r2, r3
 80066c2:	7dfb      	ldrb	r3, [r7, #23]
 80066c4:	4413      	add	r3, r2
 80066c6:	3b01      	subs	r3, #1
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	4413      	add	r3, r2
 80066cc:	2200      	movs	r2, #0
 80066ce:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80066d4:	2300      	movs	r3, #0
 80066d6:	82bb      	strh	r3, [r7, #20]
 80066d8:	e058      	b.n	800678c <process_FC1+0x12a>
    {
        u16coil = u16StartCoil + u16currentCoil;
 80066da:	8a7a      	ldrh	r2, [r7, #18]
 80066dc:	8abb      	ldrh	r3, [r7, #20]
 80066de:	4413      	add	r3, r2
 80066e0:	81bb      	strh	r3, [r7, #12]
        u16currentRegister =  (u16coil / 16);
 80066e2:	89bb      	ldrh	r3, [r7, #12]
 80066e4:	091b      	lsrs	r3, r3, #4
 80066e6:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 80066e8:	89bb      	ldrh	r3, [r7, #12]
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	f003 030f 	and.w	r3, r3, #15
 80066f0:	727b      	strb	r3, [r7, #9]

        bitWrite(
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80066f8:	897b      	ldrh	r3, [r7, #10]
 80066fa:	005b      	lsls	r3, r3, #1
 80066fc:	4413      	add	r3, r2
 80066fe:	881b      	ldrh	r3, [r3, #0]
 8006700:	461a      	mov	r2, r3
 8006702:	7a7b      	ldrb	r3, [r7, #9]
 8006704:	fa42 f303 	asr.w	r3, r2, r3
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d014      	beq.n	800673a <process_FC1+0xd8>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006716:	461a      	mov	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4413      	add	r3, r2
 800671c:	7cda      	ldrb	r2, [r3, #19]
 800671e:	7dbb      	ldrb	r3, [r7, #22]
 8006720:	2101      	movs	r1, #1
 8006722:	fa01 f303 	lsl.w	r3, r1, r3
 8006726:	b2db      	uxtb	r3, r3
 8006728:	6879      	ldr	r1, [r7, #4]
 800672a:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 800672e:	4313      	orrs	r3, r2
 8006730:	b2da      	uxtb	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	440b      	add	r3, r1
 8006736:	74da      	strb	r2, [r3, #19]
 8006738:	e015      	b.n	8006766 <process_FC1+0x104>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006740:	461a      	mov	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4413      	add	r3, r2
 8006746:	7cda      	ldrb	r2, [r3, #19]
 8006748:	7dbb      	ldrb	r3, [r7, #22]
 800674a:	2101      	movs	r1, #1
 800674c:	fa01 f303 	lsl.w	r3, r1, r3
 8006750:	b2db      	uxtb	r3, r3
 8006752:	43db      	mvns	r3, r3
 8006754:	b2db      	uxtb	r3, r3
 8006756:	6879      	ldr	r1, [r7, #4]
 8006758:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 800675c:	4013      	ands	r3, r2
 800675e:	b2da      	uxtb	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	440b      	add	r3, r1
 8006764:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 8006766:	7dbb      	ldrb	r3, [r7, #22]
 8006768:	3301      	adds	r3, #1
 800676a:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 800676c:	7dbb      	ldrb	r3, [r7, #22]
 800676e:	2b07      	cmp	r3, #7
 8006770:	d909      	bls.n	8006786 <process_FC1+0x124>
        {
            u8bitsno = 0;
 8006772:	2300      	movs	r3, #0
 8006774:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800677c:	3301      	adds	r3, #1
 800677e:	b2da      	uxtb	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006786:	8abb      	ldrh	r3, [r7, #20]
 8006788:	3301      	adds	r3, #1
 800678a:	82bb      	strh	r3, [r7, #20]
 800678c:	8aba      	ldrh	r2, [r7, #20]
 800678e:	8a3b      	ldrh	r3, [r7, #16]
 8006790:	429a      	cmp	r2, r3
 8006792:	d3a2      	bcc.n	80066da <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8006794:	8a3b      	ldrh	r3, [r7, #16]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	b29b      	uxth	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d007      	beq.n	80067b0 <process_FC1+0x14e>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80067a6:	3301      	adds	r3, #1
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80067b6:	3302      	adds	r3, #2
 80067b8:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f7ff fe9c 	bl	80064f8 <sendTxBuffer>
    return u8CopyBufferSize;
 80067c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3718      	adds	r7, #24
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	7d5a      	ldrb	r2, [r3, #21]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	7d9b      	ldrb	r3, [r3, #22]
 80067dc:	4619      	mov	r1, r3
 80067de:	4610      	mov	r0, r2
 80067e0:	f7ff fe14 	bl	800640c <word>
 80067e4:	4603      	mov	r3, r0
 80067e6:	81bb      	strh	r3, [r7, #12]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	7dda      	ldrb	r2, [r3, #23]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	7e1b      	ldrb	r3, [r3, #24]
 80067f0:	4619      	mov	r1, r3
 80067f2:	4610      	mov	r0, r2
 80067f4:	f7ff fe0a 	bl	800640c <word>
 80067f8:	4603      	mov	r3, r0
 80067fa:	72fb      	strb	r3, [r7, #11]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 80067fc:	7afb      	ldrb	r3, [r7, #11]
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	b2da      	uxtb	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2203      	movs	r2, #3
 800680a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800680e:	89bb      	ldrh	r3, [r7, #12]
 8006810:	81fb      	strh	r3, [r7, #14]
 8006812:	e032      	b.n	800687a <process_FC3+0xae>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(modH->u16regs[i]);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800681a:	89fb      	ldrh	r3, [r7, #14]
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	4413      	add	r3, r2
 8006820:	881b      	ldrh	r3, [r3, #0]
 8006822:	0a1b      	lsrs	r3, r3, #8
 8006824:	b29a      	uxth	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800682c:	4619      	mov	r1, r3
 800682e:	b2d2      	uxtb	r2, r2
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	440b      	add	r3, r1
 8006834:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800683c:	3301      	adds	r3, #1
 800683e:	b2da      	uxtb	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(modH->u16regs[i]);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800684c:	89fb      	ldrh	r3, [r7, #14]
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	4413      	add	r3, r2
 8006852:	881a      	ldrh	r2, [r3, #0]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800685a:	4619      	mov	r1, r3
 800685c:	b2d2      	uxtb	r2, r2
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	440b      	add	r3, r1
 8006862:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800686a:	3301      	adds	r3, #1
 800686c:	b2da      	uxtb	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 8006874:	89fb      	ldrh	r3, [r7, #14]
 8006876:	3301      	adds	r3, #1
 8006878:	81fb      	strh	r3, [r7, #14]
 800687a:	89fa      	ldrh	r2, [r7, #14]
 800687c:	89b9      	ldrh	r1, [r7, #12]
 800687e:	7afb      	ldrb	r3, [r7, #11]
 8006880:	440b      	add	r3, r1
 8006882:	429a      	cmp	r2, r3
 8006884:	dbc6      	blt.n	8006814 <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800688c:	3302      	adds	r3, #2
 800688e:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7ff fe31 	bl	80064f8 <sendTxBuffer>

    return u8CopyBufferSize;
 8006896:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 800689a:	4618      	mov	r0, r3
 800689c:	3710      	adds	r7, #16
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b084      	sub	sp, #16
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	7d5a      	ldrb	r2, [r3, #21]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	7d9b      	ldrb	r3, [r3, #22]
 80068b2:	4619      	mov	r1, r3
 80068b4:	4610      	mov	r0, r2
 80068b6:	f7ff fda9 	bl	800640c <word>
 80068ba:	4603      	mov	r3, r0
 80068bc:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 80068be:	89fb      	ldrh	r3, [r7, #14]
 80068c0:	091b      	lsrs	r3, r3, #4
 80068c2:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 80068c4:	89fb      	ldrh	r3, [r7, #14]
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	f003 030f 	and.w	r3, r3, #15
 80068cc:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	7ddb      	ldrb	r3, [r3, #23]
 80068d2:	2bff      	cmp	r3, #255	@ 0xff
 80068d4:	d115      	bne.n	8006902 <process_FC5+0x60>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80068dc:	89bb      	ldrh	r3, [r7, #12]
 80068de:	005b      	lsls	r3, r3, #1
 80068e0:	4413      	add	r3, r2
 80068e2:	8819      	ldrh	r1, [r3, #0]
 80068e4:	7afb      	ldrb	r3, [r7, #11]
 80068e6:	2201      	movs	r2, #1
 80068e8:	fa02 f303 	lsl.w	r3, r2, r3
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 80068f4:	89bb      	ldrh	r3, [r7, #12]
 80068f6:	005b      	lsls	r3, r3, #1
 80068f8:	4403      	add	r3, r0
 80068fa:	430a      	orrs	r2, r1
 80068fc:	b292      	uxth	r2, r2
 80068fe:	801a      	strh	r2, [r3, #0]
 8006900:	e016      	b.n	8006930 <process_FC5+0x8e>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006908:	89bb      	ldrh	r3, [r7, #12]
 800690a:	005b      	lsls	r3, r3, #1
 800690c:	4413      	add	r3, r2
 800690e:	8819      	ldrh	r1, [r3, #0]
 8006910:	7afb      	ldrb	r3, [r7, #11]
 8006912:	2201      	movs	r2, #1
 8006914:	fa02 f303 	lsl.w	r3, r2, r3
 8006918:	b29b      	uxth	r3, r3
 800691a:	43db      	mvns	r3, r3
 800691c:	b29a      	uxth	r2, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006924:	89bb      	ldrh	r3, [r7, #12]
 8006926:	005b      	lsls	r3, r3, #1
 8006928:	4403      	add	r3, r0
 800692a:	400a      	ands	r2, r1
 800692c:	b292      	uxth	r2, r2
 800692e:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2206      	movs	r2, #6
 8006934:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800693e:	3302      	adds	r3, #2
 8006940:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7ff fdd8 	bl	80064f8 <sendTxBuffer>

    return u8CopyBufferSize;
 8006948:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	7d5a      	ldrb	r2, [r3, #21]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	7d9b      	ldrb	r3, [r3, #22]
 8006964:	4619      	mov	r1, r3
 8006966:	4610      	mov	r0, r2
 8006968:	f7ff fd50 	bl	800640c <word>
 800696c:	4603      	mov	r3, r0
 800696e:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	7dda      	ldrb	r2, [r3, #23]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	7e1b      	ldrb	r3, [r3, #24]
 8006978:	4619      	mov	r1, r3
 800697a:	4610      	mov	r0, r2
 800697c:	f7ff fd46 	bl	800640c <word>
 8006980:	4603      	mov	r3, r0
 8006982:	81bb      	strh	r3, [r7, #12]

    modH->u16regs[ u16add ] = u16val;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800698a:	89fb      	ldrh	r3, [r7, #14]
 800698c:	005b      	lsls	r3, r3, #1
 800698e:	4413      	add	r3, r2
 8006990:	89ba      	ldrh	r2, [r7, #12]
 8006992:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2206      	movs	r2, #6
 8006998:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069a2:	3302      	adds	r3, #2
 80069a4:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f7ff fda6 	bl	80064f8 <sendTxBuffer>

    return u8CopyBufferSize;
 80069ac:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	7d5a      	ldrb	r2, [r3, #21]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	7d9b      	ldrb	r3, [r3, #22]
 80069c8:	4619      	mov	r1, r3
 80069ca:	4610      	mov	r0, r2
 80069cc:	f7ff fd1e 	bl	800640c <word>
 80069d0:	4603      	mov	r3, r0
 80069d2:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	7dda      	ldrb	r2, [r3, #23]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	7e1b      	ldrb	r3, [r3, #24]
 80069dc:	4619      	mov	r1, r3
 80069de:	4610      	mov	r0, r2
 80069e0:	f7ff fd14 	bl	800640c <word>
 80069e4:	4603      	mov	r3, r0
 80069e6:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 80069e8:	2300      	movs	r3, #0
 80069ea:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 80069ec:	2307      	movs	r3, #7
 80069ee:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80069f0:	2300      	movs	r3, #0
 80069f2:	82bb      	strh	r3, [r7, #20]
 80069f4:	e058      	b.n	8006aa8 <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 80069f6:	8a7a      	ldrh	r2, [r7, #18]
 80069f8:	8abb      	ldrh	r3, [r7, #20]
 80069fa:	4413      	add	r3, r2
 80069fc:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 80069fe:	89bb      	ldrh	r3, [r7, #12]
 8006a00:	091b      	lsrs	r3, r3, #4
 8006a02:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8006a04:	89bb      	ldrh	r3, [r7, #12]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	f003 030f 	and.w	r3, r3, #15
 8006a0c:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 8006a0e:	7dfb      	ldrb	r3, [r7, #23]
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	4413      	add	r3, r2
 8006a14:	7cdb      	ldrb	r3, [r3, #19]
 8006a16:	461a      	mov	r2, r3
 8006a18:	7dbb      	ldrb	r3, [r7, #22]
 8006a1a:	fa42 f303 	asr.w	r3, r2, r3
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	bf14      	ite	ne
 8006a26:	2301      	movne	r3, #1
 8006a28:	2300      	moveq	r3, #0
 8006a2a:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8006a2c:	7a3b      	ldrb	r3, [r7, #8]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d015      	beq.n	8006a5e <process_FC15+0xa6>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a38:	897b      	ldrh	r3, [r7, #10]
 8006a3a:	005b      	lsls	r3, r3, #1
 8006a3c:	4413      	add	r3, r2
 8006a3e:	8819      	ldrh	r1, [r3, #0]
 8006a40:	7a7b      	ldrb	r3, [r7, #9]
 8006a42:	2201      	movs	r2, #1
 8006a44:	fa02 f303 	lsl.w	r3, r2, r3
 8006a48:	b29a      	uxth	r2, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006a50:	897b      	ldrh	r3, [r7, #10]
 8006a52:	005b      	lsls	r3, r3, #1
 8006a54:	4403      	add	r3, r0
 8006a56:	430a      	orrs	r2, r1
 8006a58:	b292      	uxth	r2, r2
 8006a5a:	801a      	strh	r2, [r3, #0]
 8006a5c:	e016      	b.n	8006a8c <process_FC15+0xd4>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a64:	897b      	ldrh	r3, [r7, #10]
 8006a66:	005b      	lsls	r3, r3, #1
 8006a68:	4413      	add	r3, r2
 8006a6a:	8819      	ldrh	r1, [r3, #0]
 8006a6c:	7a7b      	ldrb	r3, [r7, #9]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	fa02 f303 	lsl.w	r3, r2, r3
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	43db      	mvns	r3, r3
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006a80:	897b      	ldrh	r3, [r7, #10]
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	4403      	add	r3, r0
 8006a86:	400a      	ands	r2, r1
 8006a88:	b292      	uxth	r2, r2
 8006a8a:	801a      	strh	r2, [r3, #0]
            modH->u16regs[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8006a8c:	7dbb      	ldrb	r3, [r7, #22]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8006a92:	7dbb      	ldrb	r3, [r7, #22]
 8006a94:	2b07      	cmp	r3, #7
 8006a96:	d904      	bls.n	8006aa2 <process_FC15+0xea>
        {
            u8bitsno = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 8006a9c:	7dfb      	ldrb	r3, [r7, #23]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006aa2:	8abb      	ldrh	r3, [r7, #20]
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	82bb      	strh	r3, [r7, #20]
 8006aa8:	8aba      	ldrh	r2, [r7, #20]
 8006aaa:	8a3b      	ldrh	r3, [r7, #16]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d3a2      	bcc.n	80069f6 <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2206      	movs	r2, #6
 8006ab4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006abe:	3302      	adds	r3, #2
 8006ac0:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff fd18 	bl	80064f8 <sendTxBuffer>
    return u8CopyBufferSize;
 8006ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	7d5b      	ldrb	r3, [r3, #21]
 8006ae0:	b21b      	sxth	r3, r3
 8006ae2:	021b      	lsls	r3, r3, #8
 8006ae4:	b21a      	sxth	r2, r3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	7d9b      	ldrb	r3, [r3, #22]
 8006aea:	b21b      	sxth	r3, r3
 8006aec:	4313      	orrs	r3, r2
 8006aee:	b21b      	sxth	r3, r3
 8006af0:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	7ddb      	ldrb	r3, [r3, #23]
 8006af6:	b21b      	sxth	r3, r3
 8006af8:	021b      	lsls	r3, r3, #8
 8006afa:	b21a      	sxth	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	7e1b      	ldrb	r3, [r3, #24]
 8006b00:	b21b      	sxth	r3, r3
 8006b02:	4313      	orrs	r3, r2
 8006b04:	b21b      	sxth	r3, r3
 8006b06:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 8006b0e:	8a7b      	ldrh	r3, [r7, #18]
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2206      	movs	r2, #6
 8006b1a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	82fb      	strh	r3, [r7, #22]
 8006b22:	e01d      	b.n	8006b60 <process_FC16+0x8c>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8006b24:	8afb      	ldrh	r3, [r7, #22]
 8006b26:	005b      	lsls	r3, r3, #1
 8006b28:	3307      	adds	r3, #7
        temp = word(
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8006b30:	8afb      	ldrh	r3, [r7, #22]
 8006b32:	3304      	adds	r3, #4
 8006b34:	005b      	lsls	r3, r3, #1
        temp = word(
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	4413      	add	r3, r2
 8006b3a:	7cdb      	ldrb	r3, [r3, #19]
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	f7ff fc65 	bl	800640c <word>
 8006b42:	4603      	mov	r3, r0
 8006b44:	81fb      	strh	r3, [r7, #14]

        modH->u16regs[ u16StartAdd + i ] = temp;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006b4c:	8ab9      	ldrh	r1, [r7, #20]
 8006b4e:	8afb      	ldrh	r3, [r7, #22]
 8006b50:	440b      	add	r3, r1
 8006b52:	005b      	lsls	r3, r3, #1
 8006b54:	4413      	add	r3, r2
 8006b56:	89fa      	ldrh	r2, [r7, #14]
 8006b58:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 8006b5a:	8afb      	ldrh	r3, [r7, #22]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	82fb      	strh	r3, [r7, #22]
 8006b60:	8afa      	ldrh	r2, [r7, #22]
 8006b62:	8a7b      	ldrh	r3, [r7, #18]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d3dd      	bcc.n	8006b24 <process_FC16+0x50>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006b6e:	3302      	adds	r3, #2
 8006b70:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fcc0 	bl	80064f8 <sendTxBuffer>

    return u8CopyBufferSize;
 8006b78:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3718      	adds	r7, #24
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af02      	add	r7, sp, #8
 8006b8a:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
 8006b94:	e019      	b.n	8006bca <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 8006b96:	4a17      	ldr	r2, [pc, #92]	@ (8006bf4 <HAL_UART_TxCpltCallback+0x70>)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d10e      	bne.n	8006bc4 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8006ba6:	4a13      	ldr	r2, [pc, #76]	@ (8006bf4 <HAL_UART_TxCpltCallback+0x70>)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bae:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8006bb2:	f107 0308 	add.w	r3, r7, #8
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	2200      	movs	r2, #0
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	f002 fe5d 	bl	800987c <xTaskGenericNotifyFromISR>
	   		break;
 8006bc2:	e008      	b.n	8006bd6 <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	60fb      	str	r3, [r7, #12]
 8006bca:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf8 <HAL_UART_TxCpltCallback+0x74>)
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	dbdf      	blt.n	8006b96 <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d007      	beq.n	8006bec <HAL_UART_TxCpltCallback+0x68>
 8006bdc:	4b07      	ldr	r3, [pc, #28]	@ (8006bfc <HAL_UART_TxCpltCallback+0x78>)
 8006bde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	f3bf 8f4f 	dsb	sy
 8006be8:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8006bec:	bf00      	nop
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	20000ce4 	.word	0x20000ce4
 8006bf8:	20000cec 	.word	0x20000cec
 8006bfc:	e000ed04 	.word	0xe000ed04

08006c00 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006c00:	b590      	push	{r4, r7, lr}
 8006c02:	b087      	sub	sp, #28
 8006c04:	af02      	add	r7, sp, #8
 8006c06:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	e042      	b.n	8006c98 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 8006c12:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d137      	bne.n	8006c92 <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 8006c22:	4a29      	ldr	r2, [pc, #164]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c2a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d139      	bne.n	8006ca6 <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 8006c32:	4a25      	ldr	r2, [pc, #148]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c3a:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8006c3e:	4922      	ldr	r1, [pc, #136]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c46:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	4610      	mov	r0, r2
 8006c4e:	f7fe fb6f 	bl	8005330 <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8006c52:	4a1d      	ldr	r2, [pc, #116]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c5a:	6858      	ldr	r0, [r3, #4]
 8006c5c:	4a1a      	ldr	r2, [pc, #104]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c64:	33a6      	adds	r3, #166	@ 0xa6
 8006c66:	2201      	movs	r2, #1
 8006c68:	4619      	mov	r1, r3
 8006c6a:	f7fc fdb6 	bl	80037da <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8006c6e:	4a16      	ldr	r2, [pc, #88]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xc8>)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c76:	f8d3 40b4 	ldr.w	r4, [r3, #180]	@ 0xb4
 8006c7a:	f002 f80d 	bl	8008c98 <xTaskGetTickCountFromISR>
 8006c7e:	4602      	mov	r2, r0
 8006c80:	f107 0308 	add.w	r3, r7, #8
 8006c84:	2100      	movs	r1, #0
 8006c86:	9100      	str	r1, [sp, #0]
 8006c88:	2107      	movs	r1, #7
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	f002 ffd8 	bl	8009c40 <xTimerGenericCommand>
    		}
    		break;
 8006c90:	e009      	b.n	8006ca6 <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	3301      	adds	r3, #1
 8006c96:	60fb      	str	r3, [r7, #12]
 8006c98:	4b0c      	ldr	r3, [pc, #48]	@ (8006ccc <HAL_UART_RxCpltCallback+0xcc>)
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	dbb6      	blt.n	8006c12 <HAL_UART_RxCpltCallback+0x12>
 8006ca4:	e000      	b.n	8006ca8 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 8006ca6:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d007      	beq.n	8006cbe <HAL_UART_RxCpltCallback+0xbe>
 8006cae:	4b08      	ldr	r3, [pc, #32]	@ (8006cd0 <HAL_UART_RxCpltCallback+0xd0>)
 8006cb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 8006cbe:	bf00      	nop
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd90      	pop	{r4, r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20000ce4 	.word	0x20000ce4
 8006ccc:	20000cec 	.word	0x20000cec
 8006cd0:	e000ed04 	.word	0xe000ed04

08006cd4 <HAL_UART_ErrorCallback>:
 * handled by the HAL
 * */


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]

 int i;

 for (i = 0; i < numberHandlers; i++ )
 8006cdc:	2300      	movs	r3, #0
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	e03f      	b.n	8006d62 <HAL_UART_ErrorCallback+0x8e>
 {
    	if (mHandlers[i]->port == huart  )
 8006ce2:	4a26      	ldr	r2, [pc, #152]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d134      	bne.n	8006d5c <HAL_UART_ErrorCallback+0x88>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006cf2:	4a22      	ldr	r2, [pc, #136]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cfa:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	d136      	bne.n	8006d70 <HAL_UART_ErrorCallback+0x9c>
    		{
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006d02:	e007      	b.n	8006d14 <HAL_UART_ErrorCallback+0x40>
    		    {
    					HAL_UART_DMAStop(mHandlers[i]->port);
 8006d04:	4a1d      	ldr	r2, [pc, #116]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7fc fdf8 	bl	8003904 <HAL_UART_DMAStop>
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006d14:	4a19      	ldr	r2, [pc, #100]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d1c:	6858      	ldr	r0, [r3, #4]
 8006d1e:	4a17      	ldr	r2, [pc, #92]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d26:	33c0      	adds	r3, #192	@ 0xc0
 8006d28:	2280      	movs	r2, #128	@ 0x80
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	f7fc fe69 	bl	8003a02 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1e6      	bne.n	8006d04 <HAL_UART_ErrorCallback+0x30>
   				}
				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8006d36:	4a11      	ldr	r2, [pc, #68]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	490d      	ldr	r1, [pc, #52]	@ (8006d7c <HAL_UART_ErrorCallback+0xa8>)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 0204 	bic.w	r2, r2, #4
 8006d58:	601a      	str	r2, [r3, #0]

    		}

    		break;
 8006d5a:	e009      	b.n	8006d70 <HAL_UART_ErrorCallback+0x9c>
 for (i = 0; i < numberHandlers; i++ )
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	60fb      	str	r3, [r7, #12]
 8006d62:	4b07      	ldr	r3, [pc, #28]	@ (8006d80 <HAL_UART_ErrorCallback+0xac>)
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	461a      	mov	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	dbb9      	blt.n	8006ce2 <HAL_UART_ErrorCallback+0xe>
    	}
   }
}
 8006d6e:	e000      	b.n	8006d72 <HAL_UART_ErrorCallback+0x9e>
    		break;
 8006d70:	bf00      	nop
}
 8006d72:	bf00      	nop
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	20000ce4 	.word	0x20000ce4
 8006d80:	20000cec 	.word	0x20000cec

08006d84 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af02      	add	r7, sp, #8
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	807b      	strh	r3, [r7, #2]
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006d90:	2300      	movs	r3, #0
 8006d92:	60bb      	str	r3, [r7, #8]
		/* Modbus RTU RX callback BEGIN */
	    int i;
	    for (i = 0; i < numberHandlers; i++ )
 8006d94:	2300      	movs	r3, #0
 8006d96:	60fb      	str	r3, [r7, #12]
 8006d98:	e05f      	b.n	8006e5a <HAL_UARTEx_RxEventCallback+0xd6>
	    {
	    	if (mHandlers[i]->port == huart  )
 8006d9a:	4a3b      	ldr	r2, [pc, #236]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d154      	bne.n	8006e54 <HAL_UARTEx_RxEventCallback+0xd0>
	    	{


	    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006daa:	4a37      	ldr	r2, [pc, #220]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006db2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006db6:	2b04      	cmp	r3, #4
 8006db8:	d156      	bne.n	8006e68 <HAL_UARTEx_RxEventCallback+0xe4>
	    		{
	    			if(Size) //check if we have received any byte
 8006dba:	887b      	ldrh	r3, [r7, #2]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d053      	beq.n	8006e68 <HAL_UARTEx_RxEventCallback+0xe4>
	    			{
		    				mHandlers[i]->xBufferRX.u8available = Size;
 8006dc0:	4a31      	ldr	r2, [pc, #196]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc8:	887a      	ldrh	r2, [r7, #2]
 8006dca:	b2d2      	uxtb	r2, r2
 8006dcc:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
		    				mHandlers[i]->xBufferRX.overflow = false;
 8006dd0:	4a2d      	ldr	r2, [pc, #180]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143

		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006dde:	e007      	b.n	8006df0 <HAL_UARTEx_RxEventCallback+0x6c>
		    				{
		    					HAL_UART_DMAStop(mHandlers[i]->port);
 8006de0:	4a29      	ldr	r2, [pc, #164]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fc fd8a 	bl	8003904 <HAL_UART_DMAStop>
		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006df0:	4a25      	ldr	r2, [pc, #148]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006df8:	6858      	ldr	r0, [r3, #4]
 8006dfa:	4a23      	ldr	r2, [pc, #140]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e02:	33c0      	adds	r3, #192	@ 0xc0
 8006e04:	2280      	movs	r2, #128	@ 0x80
 8006e06:	4619      	mov	r1, r3
 8006e08:	f7fc fdfb 	bl	8003a02 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1e6      	bne.n	8006de0 <HAL_UARTEx_RxEventCallback+0x5c>

		    				}
		    				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8006e12:	4a1d      	ldr	r2, [pc, #116]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	4919      	ldr	r1, [pc, #100]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0204 	bic.w	r2, r2, #4
 8006e34:	601a      	str	r2, [r3, #0]

		    				xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0 , eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8006e36:	4a14      	ldr	r2, [pc, #80]	@ (8006e88 <HAL_UARTEx_RxEventCallback+0x104>)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e3e:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8006e42:	f107 0308 	add.w	r3, r7, #8
 8006e46:	9300      	str	r3, [sp, #0]
 8006e48:	2300      	movs	r3, #0
 8006e4a:	2203      	movs	r2, #3
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	f002 fd15 	bl	800987c <xTaskGenericNotifyFromISR>
	    			}
	    		}

	    		break;
 8006e52:	e009      	b.n	8006e68 <HAL_UARTEx_RxEventCallback+0xe4>
	    for (i = 0; i < numberHandlers; i++ )
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	3301      	adds	r3, #1
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e8c <HAL_UARTEx_RxEventCallback+0x108>)
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	4293      	cmp	r3, r2
 8006e64:	db99      	blt.n	8006d9a <HAL_UARTEx_RxEventCallback+0x16>
 8006e66:	e000      	b.n	8006e6a <HAL_UARTEx_RxEventCallback+0xe6>
	    		break;
 8006e68:	bf00      	nop
	    	}
	    }
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <HAL_UARTEx_RxEventCallback+0xfc>
 8006e70:	4b07      	ldr	r3, [pc, #28]	@ (8006e90 <HAL_UARTEx_RxEventCallback+0x10c>)
 8006e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e76:	601a      	str	r2, [r3, #0]
 8006e78:	f3bf 8f4f 	dsb	sy
 8006e7c:	f3bf 8f6f 	isb	sy
}
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	20000ce4 	.word	0x20000ce4
 8006e8c:	20000cec 	.word	0x20000cec
 8006e90:	e000ed04 	.word	0xe000ed04

08006e94 <__NVIC_SetPriority>:
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	6039      	str	r1, [r7, #0]
 8006e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	db0a      	blt.n	8006ebe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	b2da      	uxtb	r2, r3
 8006eac:	490c      	ldr	r1, [pc, #48]	@ (8006ee0 <__NVIC_SetPriority+0x4c>)
 8006eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eb2:	0112      	lsls	r2, r2, #4
 8006eb4:	b2d2      	uxtb	r2, r2
 8006eb6:	440b      	add	r3, r1
 8006eb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006ebc:	e00a      	b.n	8006ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	b2da      	uxtb	r2, r3
 8006ec2:	4908      	ldr	r1, [pc, #32]	@ (8006ee4 <__NVIC_SetPriority+0x50>)
 8006ec4:	79fb      	ldrb	r3, [r7, #7]
 8006ec6:	f003 030f 	and.w	r3, r3, #15
 8006eca:	3b04      	subs	r3, #4
 8006ecc:	0112      	lsls	r2, r2, #4
 8006ece:	b2d2      	uxtb	r2, r2
 8006ed0:	440b      	add	r3, r1
 8006ed2:	761a      	strb	r2, [r3, #24]
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bc80      	pop	{r7}
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	e000e100 	.word	0xe000e100
 8006ee4:	e000ed00 	.word	0xe000ed00

08006ee8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006eec:	4b05      	ldr	r3, [pc, #20]	@ (8006f04 <SysTick_Handler+0x1c>)
 8006eee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006ef0:	f002 fa28 	bl	8009344 <xTaskGetSchedulerState>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d001      	beq.n	8006efe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006efa:	f003 fb1d 	bl	800a538 <xPortSysTickHandler>
  }
}
 8006efe:	bf00      	nop
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	e000e010 	.word	0xe000e010

08006f08 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	f06f 0004 	mvn.w	r0, #4
 8006f12:	f7ff ffbf 	bl	8006e94 <__NVIC_SetPriority>
#endif
}
 8006f16:	bf00      	nop
 8006f18:	bd80      	pop	{r7, pc}
	...

08006f1c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f22:	f3ef 8305 	mrs	r3, IPSR
 8006f26:	603b      	str	r3, [r7, #0]
  return(result);
 8006f28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006f2e:	f06f 0305 	mvn.w	r3, #5
 8006f32:	607b      	str	r3, [r7, #4]
 8006f34:	e00c      	b.n	8006f50 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006f36:	4b09      	ldr	r3, [pc, #36]	@ (8006f5c <osKernelInitialize+0x40>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d105      	bne.n	8006f4a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006f3e:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <osKernelInitialize+0x40>)
 8006f40:	2201      	movs	r2, #1
 8006f42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	607b      	str	r3, [r7, #4]
 8006f48:	e002      	b.n	8006f50 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f50:	687b      	ldr	r3, [r7, #4]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	370c      	adds	r7, #12
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bc80      	pop	{r7}
 8006f5a:	4770      	bx	lr
 8006f5c:	20000cf0 	.word	0x20000cf0

08006f60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f66:	f3ef 8305 	mrs	r3, IPSR
 8006f6a:	603b      	str	r3, [r7, #0]
  return(result);
 8006f6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006f72:	f06f 0305 	mvn.w	r3, #5
 8006f76:	607b      	str	r3, [r7, #4]
 8006f78:	e010      	b.n	8006f9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006fa8 <osKernelStart+0x48>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d109      	bne.n	8006f96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f82:	f7ff ffc1 	bl	8006f08 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006f86:	4b08      	ldr	r3, [pc, #32]	@ (8006fa8 <osKernelStart+0x48>)
 8006f88:	2202      	movs	r2, #2
 8006f8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f8c:	f001 fd5a 	bl	8008a44 <vTaskStartScheduler>
      stat = osOK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	607b      	str	r3, [r7, #4]
 8006f94:	e002      	b.n	8006f9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006f96:	f04f 33ff 	mov.w	r3, #4294967295
 8006f9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f9c:	687b      	ldr	r3, [r7, #4]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20000cf0 	.word	0x20000cf0

08006fac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b08e      	sub	sp, #56	@ 0x38
 8006fb0:	af04      	add	r7, sp, #16
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fbc:	f3ef 8305 	mrs	r3, IPSR
 8006fc0:	617b      	str	r3, [r7, #20]
  return(result);
 8006fc2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d17e      	bne.n	80070c6 <osThreadNew+0x11a>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d07b      	beq.n	80070c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006fce:	2380      	movs	r3, #128	@ 0x80
 8006fd0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006fd2:	2318      	movs	r3, #24
 8006fd4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006fda:	f04f 33ff 	mov.w	r3, #4294967295
 8006fde:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d045      	beq.n	8007072 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <osThreadNew+0x48>
        name = attr->name;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d002      	beq.n	8007002 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d008      	beq.n	800701a <osThreadNew+0x6e>
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	2b38      	cmp	r3, #56	@ 0x38
 800700c:	d805      	bhi.n	800701a <osThreadNew+0x6e>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <osThreadNew+0x72>
        return (NULL);
 800701a:	2300      	movs	r3, #0
 800701c:	e054      	b.n	80070c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d003      	beq.n	800702e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	089b      	lsrs	r3, r3, #2
 800702c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00e      	beq.n	8007054 <osThreadNew+0xa8>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	2ba7      	cmp	r3, #167	@ 0xa7
 800703c:	d90a      	bls.n	8007054 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007042:	2b00      	cmp	r3, #0
 8007044:	d006      	beq.n	8007054 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d002      	beq.n	8007054 <osThreadNew+0xa8>
        mem = 1;
 800704e:	2301      	movs	r3, #1
 8007050:	61bb      	str	r3, [r7, #24]
 8007052:	e010      	b.n	8007076 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10c      	bne.n	8007076 <osThreadNew+0xca>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d108      	bne.n	8007076 <osThreadNew+0xca>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	691b      	ldr	r3, [r3, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d104      	bne.n	8007076 <osThreadNew+0xca>
          mem = 0;
 800706c:	2300      	movs	r3, #0
 800706e:	61bb      	str	r3, [r7, #24]
 8007070:	e001      	b.n	8007076 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d110      	bne.n	800709e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007084:	9202      	str	r2, [sp, #8]
 8007086:	9301      	str	r3, [sp, #4]
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	6a3a      	ldr	r2, [r7, #32]
 8007090:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f001 fae2 	bl	800865c <xTaskCreateStatic>
 8007098:	4603      	mov	r3, r0
 800709a:	613b      	str	r3, [r7, #16]
 800709c:	e013      	b.n	80070c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d110      	bne.n	80070c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80070a4:	6a3b      	ldr	r3, [r7, #32]
 80070a6:	b29a      	uxth	r2, r3
 80070a8:	f107 0310 	add.w	r3, r7, #16
 80070ac:	9301      	str	r3, [sp, #4]
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f001 fb30 	bl	800871c <xTaskCreate>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d001      	beq.n	80070c6 <osThreadNew+0x11a>
            hTask = NULL;
 80070c2:	2300      	movs	r3, #0
 80070c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80070c6:	693b      	ldr	r3, [r7, #16]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3728      	adds	r7, #40	@ 0x28
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 80070d6:	f002 f927 	bl	8009328 <xTaskGetCurrentTaskHandle>
 80070da:	6078      	str	r0, [r7, #4]

  return (id);
 80070dc:	687b      	ldr	r3, [r7, #4]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3708      	adds	r7, #8
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070ee:	f3ef 8305 	mrs	r3, IPSR
 80070f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80070f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d003      	beq.n	8007102 <osDelay+0x1c>
    stat = osErrorISR;
 80070fa:	f06f 0305 	mvn.w	r3, #5
 80070fe:	60fb      	str	r3, [r7, #12]
 8007100:	e007      	b.n	8007112 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007102:	2300      	movs	r3, #0
 8007104:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d002      	beq.n	8007112 <osDelay+0x2c>
      vTaskDelay(ticks);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f001 fc63 	bl	80089d8 <vTaskDelay>
    }
  }

  return (stat);
 8007112:	68fb      	ldr	r3, [r7, #12]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800711c:	b580      	push	{r7, lr}
 800711e:	b08a      	sub	sp, #40	@ 0x28
 8007120:	af02      	add	r7, sp, #8
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007128:	2300      	movs	r3, #0
 800712a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800712c:	f3ef 8305 	mrs	r3, IPSR
 8007130:	613b      	str	r3, [r7, #16]
  return(result);
 8007132:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007134:	2b00      	cmp	r3, #0
 8007136:	d175      	bne.n	8007224 <osSemaphoreNew+0x108>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d072      	beq.n	8007224 <osSemaphoreNew+0x108>
 800713e:	68ba      	ldr	r2, [r7, #8]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	429a      	cmp	r2, r3
 8007144:	d86e      	bhi.n	8007224 <osSemaphoreNew+0x108>
    mem = -1;
 8007146:	f04f 33ff 	mov.w	r3, #4294967295
 800714a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d015      	beq.n	800717e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d006      	beq.n	8007168 <osSemaphoreNew+0x4c>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	2b4f      	cmp	r3, #79	@ 0x4f
 8007160:	d902      	bls.n	8007168 <osSemaphoreNew+0x4c>
        mem = 1;
 8007162:	2301      	movs	r3, #1
 8007164:	61bb      	str	r3, [r7, #24]
 8007166:	e00c      	b.n	8007182 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d108      	bne.n	8007182 <osSemaphoreNew+0x66>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d104      	bne.n	8007182 <osSemaphoreNew+0x66>
          mem = 0;
 8007178:	2300      	movs	r3, #0
 800717a:	61bb      	str	r3, [r7, #24]
 800717c:	e001      	b.n	8007182 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800717e:	2300      	movs	r3, #0
 8007180:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007188:	d04c      	beq.n	8007224 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d128      	bne.n	80071e2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d10a      	bne.n	80071ac <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	2203      	movs	r2, #3
 800719c:	9200      	str	r2, [sp, #0]
 800719e:	2200      	movs	r2, #0
 80071a0:	2100      	movs	r1, #0
 80071a2:	2001      	movs	r0, #1
 80071a4:	f000 fa9a 	bl	80076dc <xQueueGenericCreateStatic>
 80071a8:	61f8      	str	r0, [r7, #28]
 80071aa:	e005      	b.n	80071b8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80071ac:	2203      	movs	r2, #3
 80071ae:	2100      	movs	r1, #0
 80071b0:	2001      	movs	r0, #1
 80071b2:	f000 fb10 	bl	80077d6 <xQueueGenericCreate>
 80071b6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80071b8:	69fb      	ldr	r3, [r7, #28]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d022      	beq.n	8007204 <osSemaphoreNew+0xe8>
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d01f      	beq.n	8007204 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80071c4:	2300      	movs	r3, #0
 80071c6:	2200      	movs	r2, #0
 80071c8:	2100      	movs	r1, #0
 80071ca:	69f8      	ldr	r0, [r7, #28]
 80071cc:	f000 fbd0 	bl	8007970 <xQueueGenericSend>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d016      	beq.n	8007204 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80071d6:	69f8      	ldr	r0, [r7, #28]
 80071d8:	f001 f86e 	bl	80082b8 <vQueueDelete>
            hSemaphore = NULL;
 80071dc:	2300      	movs	r3, #0
 80071de:	61fb      	str	r3, [r7, #28]
 80071e0:	e010      	b.n	8007204 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d108      	bne.n	80071fa <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	461a      	mov	r2, r3
 80071ee:	68b9      	ldr	r1, [r7, #8]
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f000 fb4e 	bl	8007892 <xQueueCreateCountingSemaphoreStatic>
 80071f6:	61f8      	str	r0, [r7, #28]
 80071f8:	e004      	b.n	8007204 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80071fa:	68b9      	ldr	r1, [r7, #8]
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f000 fb81 	bl	8007904 <xQueueCreateCountingSemaphore>
 8007202:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00c      	beq.n	8007224 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d003      	beq.n	8007218 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	617b      	str	r3, [r7, #20]
 8007216:	e001      	b.n	800721c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007218:	2300      	movs	r3, #0
 800721a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800721c:	6979      	ldr	r1, [r7, #20]
 800721e:	69f8      	ldr	r0, [r7, #28]
 8007220:	f001 f996 	bl	8008550 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007224:	69fb      	ldr	r3, [r7, #28]
}
 8007226:	4618      	mov	r0, r3
 8007228:	3720      	adds	r7, #32
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007230:	b580      	push	{r7, lr}
 8007232:	b086      	sub	sp, #24
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800723e:	2300      	movs	r3, #0
 8007240:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d103      	bne.n	8007250 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007248:	f06f 0303 	mvn.w	r3, #3
 800724c:	617b      	str	r3, [r7, #20]
 800724e:	e039      	b.n	80072c4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007250:	f3ef 8305 	mrs	r3, IPSR
 8007254:	60fb      	str	r3, [r7, #12]
  return(result);
 8007256:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007258:	2b00      	cmp	r3, #0
 800725a:	d022      	beq.n	80072a2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d003      	beq.n	800726a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007262:	f06f 0303 	mvn.w	r3, #3
 8007266:	617b      	str	r3, [r7, #20]
 8007268:	e02c      	b.n	80072c4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800726a:	2300      	movs	r3, #0
 800726c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800726e:	f107 0308 	add.w	r3, r7, #8
 8007272:	461a      	mov	r2, r3
 8007274:	2100      	movs	r1, #0
 8007276:	6938      	ldr	r0, [r7, #16]
 8007278:	f000 ff9c 	bl	80081b4 <xQueueReceiveFromISR>
 800727c:	4603      	mov	r3, r0
 800727e:	2b01      	cmp	r3, #1
 8007280:	d003      	beq.n	800728a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007282:	f06f 0302 	mvn.w	r3, #2
 8007286:	617b      	str	r3, [r7, #20]
 8007288:	e01c      	b.n	80072c4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d019      	beq.n	80072c4 <osSemaphoreAcquire+0x94>
 8007290:	4b0f      	ldr	r3, [pc, #60]	@ (80072d0 <osSemaphoreAcquire+0xa0>)
 8007292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007296:	601a      	str	r2, [r3, #0]
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	e010      	b.n	80072c4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80072a2:	6839      	ldr	r1, [r7, #0]
 80072a4:	6938      	ldr	r0, [r7, #16]
 80072a6:	f000 fe75 	bl	8007f94 <xQueueSemaphoreTake>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d009      	beq.n	80072c4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d003      	beq.n	80072be <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80072b6:	f06f 0301 	mvn.w	r3, #1
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	e002      	b.n	80072c4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80072be:	f06f 0302 	mvn.w	r3, #2
 80072c2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80072c4:	697b      	ldr	r3, [r7, #20]
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3718      	adds	r7, #24
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	e000ed04 	.word	0xe000ed04

080072d4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80072e0:	2300      	movs	r3, #0
 80072e2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d103      	bne.n	80072f2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80072ea:	f06f 0303 	mvn.w	r3, #3
 80072ee:	617b      	str	r3, [r7, #20]
 80072f0:	e02c      	b.n	800734c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072f2:	f3ef 8305 	mrs	r3, IPSR
 80072f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80072f8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d01a      	beq.n	8007334 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80072fe:	2300      	movs	r3, #0
 8007300:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007302:	f107 0308 	add.w	r3, r7, #8
 8007306:	4619      	mov	r1, r3
 8007308:	6938      	ldr	r0, [r7, #16]
 800730a:	f000 fcd1 	bl	8007cb0 <xQueueGiveFromISR>
 800730e:	4603      	mov	r3, r0
 8007310:	2b01      	cmp	r3, #1
 8007312:	d003      	beq.n	800731c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007314:	f06f 0302 	mvn.w	r3, #2
 8007318:	617b      	str	r3, [r7, #20]
 800731a:	e017      	b.n	800734c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d014      	beq.n	800734c <osSemaphoreRelease+0x78>
 8007322:	4b0d      	ldr	r3, [pc, #52]	@ (8007358 <osSemaphoreRelease+0x84>)
 8007324:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007328:	601a      	str	r2, [r3, #0]
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	f3bf 8f6f 	isb	sy
 8007332:	e00b      	b.n	800734c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007334:	2300      	movs	r3, #0
 8007336:	2200      	movs	r2, #0
 8007338:	2100      	movs	r1, #0
 800733a:	6938      	ldr	r0, [r7, #16]
 800733c:	f000 fb18 	bl	8007970 <xQueueGenericSend>
 8007340:	4603      	mov	r3, r0
 8007342:	2b01      	cmp	r3, #1
 8007344:	d002      	beq.n	800734c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007346:	f06f 0302 	mvn.w	r3, #2
 800734a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800734c:	697b      	ldr	r3, [r7, #20]
}
 800734e:	4618      	mov	r0, r3
 8007350:	3718      	adds	r7, #24
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	e000ed04 	.word	0xe000ed04

0800735c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800735c:	b580      	push	{r7, lr}
 800735e:	b08a      	sub	sp, #40	@ 0x28
 8007360:	af02      	add	r7, sp, #8
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007368:	2300      	movs	r3, #0
 800736a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800736c:	f3ef 8305 	mrs	r3, IPSR
 8007370:	613b      	str	r3, [r7, #16]
  return(result);
 8007372:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007374:	2b00      	cmp	r3, #0
 8007376:	d15f      	bne.n	8007438 <osMessageQueueNew+0xdc>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d05c      	beq.n	8007438 <osMessageQueueNew+0xdc>
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d059      	beq.n	8007438 <osMessageQueueNew+0xdc>
    mem = -1;
 8007384:	f04f 33ff 	mov.w	r3, #4294967295
 8007388:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d029      	beq.n	80073e4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d012      	beq.n	80073be <osMessageQueueNew+0x62>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	2b4f      	cmp	r3, #79	@ 0x4f
 800739e:	d90e      	bls.n	80073be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d00a      	beq.n	80073be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	695a      	ldr	r2, [r3, #20]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	68b9      	ldr	r1, [r7, #8]
 80073b0:	fb01 f303 	mul.w	r3, r1, r3
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d302      	bcc.n	80073be <osMessageQueueNew+0x62>
        mem = 1;
 80073b8:	2301      	movs	r3, #1
 80073ba:	61bb      	str	r3, [r7, #24]
 80073bc:	e014      	b.n	80073e8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d110      	bne.n	80073e8 <osMessageQueueNew+0x8c>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10c      	bne.n	80073e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d108      	bne.n	80073e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d104      	bne.n	80073e8 <osMessageQueueNew+0x8c>
          mem = 0;
 80073de:	2300      	movs	r3, #0
 80073e0:	61bb      	str	r3, [r7, #24]
 80073e2:	e001      	b.n	80073e8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80073e4:	2300      	movs	r3, #0
 80073e6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d10b      	bne.n	8007406 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	691a      	ldr	r2, [r3, #16]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	2100      	movs	r1, #0
 80073f8:	9100      	str	r1, [sp, #0]
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 f96d 	bl	80076dc <xQueueGenericCreateStatic>
 8007402:	61f8      	str	r0, [r7, #28]
 8007404:	e008      	b.n	8007418 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d105      	bne.n	8007418 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800740c:	2200      	movs	r2, #0
 800740e:	68b9      	ldr	r1, [r7, #8]
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f000 f9e0 	bl	80077d6 <xQueueGenericCreate>
 8007416:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00c      	beq.n	8007438 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d003      	beq.n	800742c <osMessageQueueNew+0xd0>
        name = attr->name;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e001      	b.n	8007430 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800742c:	2300      	movs	r3, #0
 800742e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007430:	6979      	ldr	r1, [r7, #20]
 8007432:	69f8      	ldr	r0, [r7, #28]
 8007434:	f001 f88c 	bl	8008550 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007438:	69fb      	ldr	r3, [r7, #28]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3720      	adds	r7, #32
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
	...

08007444 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4a06      	ldr	r2, [pc, #24]	@ (800746c <vApplicationGetIdleTaskMemory+0x28>)
 8007454:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	4a05      	ldr	r2, [pc, #20]	@ (8007470 <vApplicationGetIdleTaskMemory+0x2c>)
 800745a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2280      	movs	r2, #128	@ 0x80
 8007460:	601a      	str	r2, [r3, #0]
}
 8007462:	bf00      	nop
 8007464:	3714      	adds	r7, #20
 8007466:	46bd      	mov	sp, r7
 8007468:	bc80      	pop	{r7}
 800746a:	4770      	bx	lr
 800746c:	20000cf4 	.word	0x20000cf4
 8007470:	20000d9c 	.word	0x20000d9c

08007474 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	4a07      	ldr	r2, [pc, #28]	@ (80074a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8007484:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	4a06      	ldr	r2, [pc, #24]	@ (80074a4 <vApplicationGetTimerTaskMemory+0x30>)
 800748a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007492:	601a      	str	r2, [r3, #0]
}
 8007494:	bf00      	nop
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	bc80      	pop	{r7}
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	20000f9c 	.word	0x20000f9c
 80074a4:	20001044 	.word	0x20001044

080074a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f103 0208 	add.w	r2, r3, #8
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f04f 32ff 	mov.w	r2, #4294967295
 80074c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f103 0208 	add.w	r2, r3, #8
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f103 0208 	add.w	r2, r3, #8
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bc80      	pop	{r7}
 80074e4:	4770      	bx	lr

080074e6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80074e6:	b480      	push	{r7}
 80074e8:	b083      	sub	sp, #12
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bc80      	pop	{r7}
 80074fc:	4770      	bx	lr

080074fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074fe:	b480      	push	{r7}
 8007500:	b085      	sub	sp, #20
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
 8007506:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	689a      	ldr	r2, [r3, #8]
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	683a      	ldr	r2, [r7, #0]
 8007528:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	1c5a      	adds	r2, r3, #1
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	601a      	str	r2, [r3, #0]
}
 800753a:	bf00      	nop
 800753c:	3714      	adds	r7, #20
 800753e:	46bd      	mov	sp, r7
 8007540:	bc80      	pop	{r7}
 8007542:	4770      	bx	lr

08007544 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007544:	b480      	push	{r7}
 8007546:	b085      	sub	sp, #20
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755a:	d103      	bne.n	8007564 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	60fb      	str	r3, [r7, #12]
 8007562:	e00c      	b.n	800757e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	3308      	adds	r3, #8
 8007568:	60fb      	str	r3, [r7, #12]
 800756a:	e002      	b.n	8007572 <vListInsert+0x2e>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	429a      	cmp	r2, r3
 800757c:	d2f6      	bcs.n	800756c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	685a      	ldr	r2, [r3, #4]
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	683a      	ldr	r2, [r7, #0]
 8007598:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	1c5a      	adds	r2, r3, #1
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	601a      	str	r2, [r3, #0]
}
 80075aa:	bf00      	nop
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bc80      	pop	{r7}
 80075b2:	4770      	bx	lr

080075b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	6892      	ldr	r2, [r2, #8]
 80075ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	6852      	ldr	r2, [r2, #4]
 80075d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d103      	bne.n	80075e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	689a      	ldr	r2, [r3, #8]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	1e5a      	subs	r2, r3, #1
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3714      	adds	r7, #20
 8007600:	46bd      	mov	sp, r7
 8007602:	bc80      	pop	{r7}
 8007604:	4770      	bx	lr
	...

08007608 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10b      	bne.n	8007634 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007620:	f383 8811 	msr	BASEPRI, r3
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	f3bf 8f4f 	dsb	sy
 800762c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800762e:	bf00      	nop
 8007630:	bf00      	nop
 8007632:	e7fd      	b.n	8007630 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007634:	f002 ff02 	bl	800a43c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007640:	68f9      	ldr	r1, [r7, #12]
 8007642:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007644:	fb01 f303 	mul.w	r3, r1, r3
 8007648:	441a      	add	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007664:	3b01      	subs	r3, #1
 8007666:	68f9      	ldr	r1, [r7, #12]
 8007668:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800766a:	fb01 f303 	mul.w	r3, r1, r3
 800766e:	441a      	add	r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	22ff      	movs	r2, #255	@ 0xff
 8007678:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	22ff      	movs	r2, #255	@ 0xff
 8007680:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d114      	bne.n	80076b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d01a      	beq.n	80076c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	3310      	adds	r3, #16
 8007696:	4618      	mov	r0, r3
 8007698:	f001 fc80 	bl	8008f9c <xTaskRemoveFromEventList>
 800769c:	4603      	mov	r3, r0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d012      	beq.n	80076c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80076a2:	4b0d      	ldr	r3, [pc, #52]	@ (80076d8 <xQueueGenericReset+0xd0>)
 80076a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	f3bf 8f6f 	isb	sy
 80076b2:	e009      	b.n	80076c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	3310      	adds	r3, #16
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7ff fef5 	bl	80074a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	3324      	adds	r3, #36	@ 0x24
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7ff fef0 	bl	80074a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80076c8:	f002 fee8 	bl	800a49c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80076cc:	2301      	movs	r3, #1
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	e000ed04 	.word	0xe000ed04

080076dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08e      	sub	sp, #56	@ 0x38
 80076e0:	af02      	add	r7, sp, #8
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
 80076e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d10b      	bne.n	8007708 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80076f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f4:	f383 8811 	msr	BASEPRI, r3
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007702:	bf00      	nop
 8007704:	bf00      	nop
 8007706:	e7fd      	b.n	8007704 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10b      	bne.n	8007726 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007712:	f383 8811 	msr	BASEPRI, r3
 8007716:	f3bf 8f6f 	isb	sy
 800771a:	f3bf 8f4f 	dsb	sy
 800771e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d002      	beq.n	8007732 <xQueueGenericCreateStatic+0x56>
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <xQueueGenericCreateStatic+0x5a>
 8007732:	2301      	movs	r3, #1
 8007734:	e000      	b.n	8007738 <xQueueGenericCreateStatic+0x5c>
 8007736:	2300      	movs	r3, #0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d10b      	bne.n	8007754 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800773c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	623b      	str	r3, [r7, #32]
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	e7fd      	b.n	8007750 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d102      	bne.n	8007760 <xQueueGenericCreateStatic+0x84>
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <xQueueGenericCreateStatic+0x88>
 8007760:	2301      	movs	r3, #1
 8007762:	e000      	b.n	8007766 <xQueueGenericCreateStatic+0x8a>
 8007764:	2300      	movs	r3, #0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10b      	bne.n	8007782 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776e:	f383 8811 	msr	BASEPRI, r3
 8007772:	f3bf 8f6f 	isb	sy
 8007776:	f3bf 8f4f 	dsb	sy
 800777a:	61fb      	str	r3, [r7, #28]
}
 800777c:	bf00      	nop
 800777e:	bf00      	nop
 8007780:	e7fd      	b.n	800777e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007782:	2350      	movs	r3, #80	@ 0x50
 8007784:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	2b50      	cmp	r3, #80	@ 0x50
 800778a:	d00b      	beq.n	80077a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	61bb      	str	r3, [r7, #24]
}
 800779e:	bf00      	nop
 80077a0:	bf00      	nop
 80077a2:	e7fd      	b.n	80077a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80077a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80077aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00d      	beq.n	80077cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80077b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80077b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80077bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	4613      	mov	r3, r2
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	68b9      	ldr	r1, [r7, #8]
 80077c6:	68f8      	ldr	r0, [r7, #12]
 80077c8:	f000 f840 	bl	800784c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80077cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3730      	adds	r7, #48	@ 0x30
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b08a      	sub	sp, #40	@ 0x28
 80077da:	af02      	add	r7, sp, #8
 80077dc:	60f8      	str	r0, [r7, #12]
 80077de:	60b9      	str	r1, [r7, #8]
 80077e0:	4613      	mov	r3, r2
 80077e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10b      	bne.n	8007802 <xQueueGenericCreate+0x2c>
	__asm volatile
 80077ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ee:	f383 8811 	msr	BASEPRI, r3
 80077f2:	f3bf 8f6f 	isb	sy
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	613b      	str	r3, [r7, #16]
}
 80077fc:	bf00      	nop
 80077fe:	bf00      	nop
 8007800:	e7fd      	b.n	80077fe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	fb02 f303 	mul.w	r3, r2, r3
 800780a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	3350      	adds	r3, #80	@ 0x50
 8007810:	4618      	mov	r0, r3
 8007812:	f002 ff15 	bl	800a640 <pvPortMalloc>
 8007816:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d011      	beq.n	8007842 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	3350      	adds	r3, #80	@ 0x50
 8007826:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	2200      	movs	r2, #0
 800782c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007830:	79fa      	ldrb	r2, [r7, #7]
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	4613      	mov	r3, r2
 8007838:	697a      	ldr	r2, [r7, #20]
 800783a:	68b9      	ldr	r1, [r7, #8]
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f000 f805 	bl	800784c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007842:	69bb      	ldr	r3, [r7, #24]
	}
 8007844:	4618      	mov	r0, r3
 8007846:	3720      	adds	r7, #32
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d103      	bne.n	8007868 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	69ba      	ldr	r2, [r7, #24]
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	e002      	b.n	800786e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800787a:	2101      	movs	r1, #1
 800787c:	69b8      	ldr	r0, [r7, #24]
 800787e:	f7ff fec3 	bl	8007608 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	78fa      	ldrb	r2, [r7, #3]
 8007886:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800788a:	bf00      	nop
 800788c:	3710      	adds	r7, #16
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007892:	b580      	push	{r7, lr}
 8007894:	b08a      	sub	sp, #40	@ 0x28
 8007896:	af02      	add	r7, sp, #8
 8007898:	60f8      	str	r0, [r7, #12]
 800789a:	60b9      	str	r1, [r7, #8]
 800789c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10b      	bne.n	80078bc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a8:	f383 8811 	msr	BASEPRI, r3
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f3bf 8f4f 	dsb	sy
 80078b4:	61bb      	str	r3, [r7, #24]
}
 80078b6:	bf00      	nop
 80078b8:	bf00      	nop
 80078ba:	e7fd      	b.n	80078b8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80078bc:	68ba      	ldr	r2, [r7, #8]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d90b      	bls.n	80078dc <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80078c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c8:	f383 8811 	msr	BASEPRI, r3
 80078cc:	f3bf 8f6f 	isb	sy
 80078d0:	f3bf 8f4f 	dsb	sy
 80078d4:	617b      	str	r3, [r7, #20]
}
 80078d6:	bf00      	nop
 80078d8:	bf00      	nop
 80078da:	e7fd      	b.n	80078d8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80078dc:	2302      	movs	r3, #2
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	2100      	movs	r1, #0
 80078e6:	68f8      	ldr	r0, [r7, #12]
 80078e8:	f7ff fef8 	bl	80076dc <xQueueGenericCreateStatic>
 80078ec:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	68ba      	ldr	r2, [r7, #8]
 80078f8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80078fa:	69fb      	ldr	r3, [r7, #28]
	}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3720      	adds	r7, #32
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d10b      	bne.n	800792c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007918:	f383 8811 	msr	BASEPRI, r3
 800791c:	f3bf 8f6f 	isb	sy
 8007920:	f3bf 8f4f 	dsb	sy
 8007924:	613b      	str	r3, [r7, #16]
}
 8007926:	bf00      	nop
 8007928:	bf00      	nop
 800792a:	e7fd      	b.n	8007928 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800792c:	683a      	ldr	r2, [r7, #0]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	429a      	cmp	r2, r3
 8007932:	d90b      	bls.n	800794c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007938:	f383 8811 	msr	BASEPRI, r3
 800793c:	f3bf 8f6f 	isb	sy
 8007940:	f3bf 8f4f 	dsb	sy
 8007944:	60fb      	str	r3, [r7, #12]
}
 8007946:	bf00      	nop
 8007948:	bf00      	nop
 800794a:	e7fd      	b.n	8007948 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800794c:	2202      	movs	r2, #2
 800794e:	2100      	movs	r1, #0
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff ff40 	bl	80077d6 <xQueueGenericCreate>
 8007956:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d002      	beq.n	8007964 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	683a      	ldr	r2, [r7, #0]
 8007962:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007964:	697b      	ldr	r3, [r7, #20]
	}
 8007966:	4618      	mov	r0, r3
 8007968:	3718      	adds	r7, #24
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
	...

08007970 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b08e      	sub	sp, #56	@ 0x38
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
 800797c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800797e:	2300      	movs	r3, #0
 8007980:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10b      	bne.n	80079a4 <xQueueGenericSend+0x34>
	__asm volatile
 800798c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800799e:	bf00      	nop
 80079a0:	bf00      	nop
 80079a2:	e7fd      	b.n	80079a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d103      	bne.n	80079b2 <xQueueGenericSend+0x42>
 80079aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d101      	bne.n	80079b6 <xQueueGenericSend+0x46>
 80079b2:	2301      	movs	r3, #1
 80079b4:	e000      	b.n	80079b8 <xQueueGenericSend+0x48>
 80079b6:	2300      	movs	r3, #0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d10b      	bne.n	80079d4 <xQueueGenericSend+0x64>
	__asm volatile
 80079bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c0:	f383 8811 	msr	BASEPRI, r3
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	f3bf 8f4f 	dsb	sy
 80079cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079ce:	bf00      	nop
 80079d0:	bf00      	nop
 80079d2:	e7fd      	b.n	80079d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d103      	bne.n	80079e2 <xQueueGenericSend+0x72>
 80079da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d101      	bne.n	80079e6 <xQueueGenericSend+0x76>
 80079e2:	2301      	movs	r3, #1
 80079e4:	e000      	b.n	80079e8 <xQueueGenericSend+0x78>
 80079e6:	2300      	movs	r3, #0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10b      	bne.n	8007a04 <xQueueGenericSend+0x94>
	__asm volatile
 80079ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f0:	f383 8811 	msr	BASEPRI, r3
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	623b      	str	r3, [r7, #32]
}
 80079fe:	bf00      	nop
 8007a00:	bf00      	nop
 8007a02:	e7fd      	b.n	8007a00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a04:	f001 fc9e 	bl	8009344 <xTaskGetSchedulerState>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d102      	bne.n	8007a14 <xQueueGenericSend+0xa4>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d101      	bne.n	8007a18 <xQueueGenericSend+0xa8>
 8007a14:	2301      	movs	r3, #1
 8007a16:	e000      	b.n	8007a1a <xQueueGenericSend+0xaa>
 8007a18:	2300      	movs	r3, #0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d10b      	bne.n	8007a36 <xQueueGenericSend+0xc6>
	__asm volatile
 8007a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	61fb      	str	r3, [r7, #28]
}
 8007a30:	bf00      	nop
 8007a32:	bf00      	nop
 8007a34:	e7fd      	b.n	8007a32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a36:	f002 fd01 	bl	800a43c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d302      	bcc.n	8007a4c <xQueueGenericSend+0xdc>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	d129      	bne.n	8007aa0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	68b9      	ldr	r1, [r7, #8]
 8007a50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a52:	f000 fc6c 	bl	800832e <prvCopyDataToQueue>
 8007a56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d010      	beq.n	8007a82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a62:	3324      	adds	r3, #36	@ 0x24
 8007a64:	4618      	mov	r0, r3
 8007a66:	f001 fa99 	bl	8008f9c <xTaskRemoveFromEventList>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d013      	beq.n	8007a98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a70:	4b3f      	ldr	r3, [pc, #252]	@ (8007b70 <xQueueGenericSend+0x200>)
 8007a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a76:	601a      	str	r2, [r3, #0]
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	e00a      	b.n	8007a98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d007      	beq.n	8007a98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a88:	4b39      	ldr	r3, [pc, #228]	@ (8007b70 <xQueueGenericSend+0x200>)
 8007a8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a98:	f002 fd00 	bl	800a49c <vPortExitCritical>
				return pdPASS;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e063      	b.n	8007b68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d103      	bne.n	8007aae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007aa6:	f002 fcf9 	bl	800a49c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	e05c      	b.n	8007b68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d106      	bne.n	8007ac2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ab4:	f107 0314 	add.w	r3, r7, #20
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f001 fad3 	bl	8009064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ac2:	f002 fceb 	bl	800a49c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ac6:	f001 f82d 	bl	8008b24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007aca:	f002 fcb7 	bl	800a43c <vPortEnterCritical>
 8007ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ad4:	b25b      	sxtb	r3, r3
 8007ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ada:	d103      	bne.n	8007ae4 <xQueueGenericSend+0x174>
 8007adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007aea:	b25b      	sxtb	r3, r3
 8007aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af0:	d103      	bne.n	8007afa <xQueueGenericSend+0x18a>
 8007af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007afa:	f002 fccf 	bl	800a49c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007afe:	1d3a      	adds	r2, r7, #4
 8007b00:	f107 0314 	add.w	r3, r7, #20
 8007b04:	4611      	mov	r1, r2
 8007b06:	4618      	mov	r0, r3
 8007b08:	f001 fac2 	bl	8009090 <xTaskCheckForTimeOut>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d124      	bne.n	8007b5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b14:	f000 fd03 	bl	800851e <prvIsQueueFull>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d018      	beq.n	8007b50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	3310      	adds	r3, #16
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	4611      	mov	r1, r2
 8007b26:	4618      	mov	r0, r3
 8007b28:	f001 f9e6 	bl	8008ef8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b2e:	f000 fc8e 	bl	800844e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b32:	f001 f805 	bl	8008b40 <xTaskResumeAll>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f47f af7c 	bne.w	8007a36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8007b70 <xQueueGenericSend+0x200>)
 8007b40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	f3bf 8f4f 	dsb	sy
 8007b4a:	f3bf 8f6f 	isb	sy
 8007b4e:	e772      	b.n	8007a36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007b50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b52:	f000 fc7c 	bl	800844e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b56:	f000 fff3 	bl	8008b40 <xTaskResumeAll>
 8007b5a:	e76c      	b.n	8007a36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007b5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b5e:	f000 fc76 	bl	800844e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b62:	f000 ffed 	bl	8008b40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3738      	adds	r7, #56	@ 0x38
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	e000ed04 	.word	0xe000ed04

08007b74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b090      	sub	sp, #64	@ 0x40
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
 8007b80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10b      	bne.n	8007ba4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b9e:	bf00      	nop
 8007ba0:	bf00      	nop
 8007ba2:	e7fd      	b.n	8007ba0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d103      	bne.n	8007bb2 <xQueueGenericSendFromISR+0x3e>
 8007baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <xQueueGenericSendFromISR+0x42>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e000      	b.n	8007bb8 <xQueueGenericSendFromISR+0x44>
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10b      	bne.n	8007bd4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d103      	bne.n	8007be2 <xQueueGenericSendFromISR+0x6e>
 8007bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d101      	bne.n	8007be6 <xQueueGenericSendFromISR+0x72>
 8007be2:	2301      	movs	r3, #1
 8007be4:	e000      	b.n	8007be8 <xQueueGenericSendFromISR+0x74>
 8007be6:	2300      	movs	r3, #0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10b      	bne.n	8007c04 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	623b      	str	r3, [r7, #32]
}
 8007bfe:	bf00      	nop
 8007c00:	bf00      	nop
 8007c02:	e7fd      	b.n	8007c00 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c04:	f002 fcdc 	bl	800a5c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c08:	f3ef 8211 	mrs	r2, BASEPRI
 8007c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	61fa      	str	r2, [r7, #28]
 8007c1e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c20:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c22:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d302      	bcc.n	8007c36 <xQueueGenericSendFromISR+0xc2>
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d12f      	bne.n	8007c96 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c46:	683a      	ldr	r2, [r7, #0]
 8007c48:	68b9      	ldr	r1, [r7, #8]
 8007c4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007c4c:	f000 fb6f 	bl	800832e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c50:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c58:	d112      	bne.n	8007c80 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d016      	beq.n	8007c90 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c64:	3324      	adds	r3, #36	@ 0x24
 8007c66:	4618      	mov	r0, r3
 8007c68:	f001 f998 	bl	8008f9c <xTaskRemoveFromEventList>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00e      	beq.n	8007c90 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00b      	beq.n	8007c90 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	601a      	str	r2, [r3, #0]
 8007c7e:	e007      	b.n	8007c90 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c84:	3301      	adds	r3, #1
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	b25a      	sxtb	r2, r3
 8007c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007c90:	2301      	movs	r3, #1
 8007c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007c94:	e001      	b.n	8007c9a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c9c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ca4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3740      	adds	r7, #64	@ 0x40
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b08e      	sub	sp, #56	@ 0x38
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d10b      	bne.n	8007cdc <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc8:	f383 8811 	msr	BASEPRI, r3
 8007ccc:	f3bf 8f6f 	isb	sy
 8007cd0:	f3bf 8f4f 	dsb	sy
 8007cd4:	623b      	str	r3, [r7, #32]
}
 8007cd6:	bf00      	nop
 8007cd8:	bf00      	nop
 8007cda:	e7fd      	b.n	8007cd8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d00b      	beq.n	8007cfc <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce8:	f383 8811 	msr	BASEPRI, r3
 8007cec:	f3bf 8f6f 	isb	sy
 8007cf0:	f3bf 8f4f 	dsb	sy
 8007cf4:	61fb      	str	r3, [r7, #28]
}
 8007cf6:	bf00      	nop
 8007cf8:	bf00      	nop
 8007cfa:	e7fd      	b.n	8007cf8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d103      	bne.n	8007d0c <xQueueGiveFromISR+0x5c>
 8007d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d101      	bne.n	8007d10 <xQueueGiveFromISR+0x60>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e000      	b.n	8007d12 <xQueueGiveFromISR+0x62>
 8007d10:	2300      	movs	r3, #0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d10b      	bne.n	8007d2e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1a:	f383 8811 	msr	BASEPRI, r3
 8007d1e:	f3bf 8f6f 	isb	sy
 8007d22:	f3bf 8f4f 	dsb	sy
 8007d26:	61bb      	str	r3, [r7, #24]
}
 8007d28:	bf00      	nop
 8007d2a:	bf00      	nop
 8007d2c:	e7fd      	b.n	8007d2a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d2e:	f002 fc47 	bl	800a5c0 <vPortValidateInterruptPriority>
	__asm volatile
 8007d32:	f3ef 8211 	mrs	r2, BASEPRI
 8007d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3a:	f383 8811 	msr	BASEPRI, r3
 8007d3e:	f3bf 8f6f 	isb	sy
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	617a      	str	r2, [r7, #20]
 8007d48:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007d4a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d52:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d22b      	bcs.n	8007db6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6a:	1c5a      	adds	r2, r3, #1
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d78:	d112      	bne.n	8007da0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d016      	beq.n	8007db0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d84:	3324      	adds	r3, #36	@ 0x24
 8007d86:	4618      	mov	r0, r3
 8007d88:	f001 f908 	bl	8008f9c <xTaskRemoveFromEventList>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00e      	beq.n	8007db0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d00b      	beq.n	8007db0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	601a      	str	r2, [r3, #0]
 8007d9e:	e007      	b.n	8007db0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007da4:	3301      	adds	r3, #1
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	b25a      	sxtb	r2, r3
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007db0:	2301      	movs	r3, #1
 8007db2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007db4:	e001      	b.n	8007dba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007db6:	2300      	movs	r3, #0
 8007db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dbc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f383 8811 	msr	BASEPRI, r3
}
 8007dc4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3738      	adds	r7, #56	@ 0x38
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b08c      	sub	sp, #48	@ 0x30
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d10b      	bne.n	8007e02 <xQueueReceive+0x32>
	__asm volatile
 8007dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dee:	f383 8811 	msr	BASEPRI, r3
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	623b      	str	r3, [r7, #32]
}
 8007dfc:	bf00      	nop
 8007dfe:	bf00      	nop
 8007e00:	e7fd      	b.n	8007dfe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d103      	bne.n	8007e10 <xQueueReceive+0x40>
 8007e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <xQueueReceive+0x44>
 8007e10:	2301      	movs	r3, #1
 8007e12:	e000      	b.n	8007e16 <xQueueReceive+0x46>
 8007e14:	2300      	movs	r3, #0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d10b      	bne.n	8007e32 <xQueueReceive+0x62>
	__asm volatile
 8007e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e1e:	f383 8811 	msr	BASEPRI, r3
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	f3bf 8f4f 	dsb	sy
 8007e2a:	61fb      	str	r3, [r7, #28]
}
 8007e2c:	bf00      	nop
 8007e2e:	bf00      	nop
 8007e30:	e7fd      	b.n	8007e2e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e32:	f001 fa87 	bl	8009344 <xTaskGetSchedulerState>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d102      	bne.n	8007e42 <xQueueReceive+0x72>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <xQueueReceive+0x76>
 8007e42:	2301      	movs	r3, #1
 8007e44:	e000      	b.n	8007e48 <xQueueReceive+0x78>
 8007e46:	2300      	movs	r3, #0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d10b      	bne.n	8007e64 <xQueueReceive+0x94>
	__asm volatile
 8007e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e50:	f383 8811 	msr	BASEPRI, r3
 8007e54:	f3bf 8f6f 	isb	sy
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	61bb      	str	r3, [r7, #24]
}
 8007e5e:	bf00      	nop
 8007e60:	bf00      	nop
 8007e62:	e7fd      	b.n	8007e60 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e64:	f002 faea 	bl	800a43c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e6c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d01f      	beq.n	8007eb4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e74:	68b9      	ldr	r1, [r7, #8]
 8007e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e78:	f000 fac3 	bl	8008402 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e7e:	1e5a      	subs	r2, r3, #1
 8007e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e82:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d00f      	beq.n	8007eac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8e:	3310      	adds	r3, #16
 8007e90:	4618      	mov	r0, r3
 8007e92:	f001 f883 	bl	8008f9c <xTaskRemoveFromEventList>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d007      	beq.n	8007eac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e9c:	4b3c      	ldr	r3, [pc, #240]	@ (8007f90 <xQueueReceive+0x1c0>)
 8007e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ea2:	601a      	str	r2, [r3, #0]
 8007ea4:	f3bf 8f4f 	dsb	sy
 8007ea8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007eac:	f002 faf6 	bl	800a49c <vPortExitCritical>
				return pdPASS;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e069      	b.n	8007f88 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d103      	bne.n	8007ec2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007eba:	f002 faef 	bl	800a49c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	e062      	b.n	8007f88 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d106      	bne.n	8007ed6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ec8:	f107 0310 	add.w	r3, r7, #16
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f001 f8c9 	bl	8009064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ed6:	f002 fae1 	bl	800a49c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007eda:	f000 fe23 	bl	8008b24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ede:	f002 faad 	bl	800a43c <vPortEnterCritical>
 8007ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ee8:	b25b      	sxtb	r3, r3
 8007eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eee:	d103      	bne.n	8007ef8 <xQueueReceive+0x128>
 8007ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007efe:	b25b      	sxtb	r3, r3
 8007f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f04:	d103      	bne.n	8007f0e <xQueueReceive+0x13e>
 8007f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f0e:	f002 fac5 	bl	800a49c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f12:	1d3a      	adds	r2, r7, #4
 8007f14:	f107 0310 	add.w	r3, r7, #16
 8007f18:	4611      	mov	r1, r2
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f001 f8b8 	bl	8009090 <xTaskCheckForTimeOut>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d123      	bne.n	8007f6e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f28:	f000 fae3 	bl	80084f2 <prvIsQueueEmpty>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d017      	beq.n	8007f62 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f34:	3324      	adds	r3, #36	@ 0x24
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	4611      	mov	r1, r2
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f000 ffdc 	bl	8008ef8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f42:	f000 fa84 	bl	800844e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f46:	f000 fdfb 	bl	8008b40 <xTaskResumeAll>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d189      	bne.n	8007e64 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007f50:	4b0f      	ldr	r3, [pc, #60]	@ (8007f90 <xQueueReceive+0x1c0>)
 8007f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f56:	601a      	str	r2, [r3, #0]
 8007f58:	f3bf 8f4f 	dsb	sy
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	e780      	b.n	8007e64 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f64:	f000 fa73 	bl	800844e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f68:	f000 fdea 	bl	8008b40 <xTaskResumeAll>
 8007f6c:	e77a      	b.n	8007e64 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f70:	f000 fa6d 	bl	800844e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f74:	f000 fde4 	bl	8008b40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f7a:	f000 faba 	bl	80084f2 <prvIsQueueEmpty>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f43f af6f 	beq.w	8007e64 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f86:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3730      	adds	r7, #48	@ 0x30
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	e000ed04 	.word	0xe000ed04

08007f94 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b08e      	sub	sp, #56	@ 0x38
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d10b      	bne.n	8007fc8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	623b      	str	r3, [r7, #32]
}
 8007fc2:	bf00      	nop
 8007fc4:	bf00      	nop
 8007fc6:	e7fd      	b.n	8007fc4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00b      	beq.n	8007fe8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	61fb      	str	r3, [r7, #28]
}
 8007fe2:	bf00      	nop
 8007fe4:	bf00      	nop
 8007fe6:	e7fd      	b.n	8007fe4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fe8:	f001 f9ac 	bl	8009344 <xTaskGetSchedulerState>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d102      	bne.n	8007ff8 <xQueueSemaphoreTake+0x64>
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d101      	bne.n	8007ffc <xQueueSemaphoreTake+0x68>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e000      	b.n	8007ffe <xQueueSemaphoreTake+0x6a>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10b      	bne.n	800801a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008006:	f383 8811 	msr	BASEPRI, r3
 800800a:	f3bf 8f6f 	isb	sy
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	61bb      	str	r3, [r7, #24]
}
 8008014:	bf00      	nop
 8008016:	bf00      	nop
 8008018:	e7fd      	b.n	8008016 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800801a:	f002 fa0f 	bl	800a43c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800801e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008022:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008026:	2b00      	cmp	r3, #0
 8008028:	d024      	beq.n	8008074 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800802a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802c:	1e5a      	subs	r2, r3, #1
 800802e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008030:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d104      	bne.n	8008044 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800803a:	f001 fafd 	bl	8009638 <pvTaskIncrementMutexHeldCount>
 800803e:	4602      	mov	r2, r0
 8008040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008042:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00f      	beq.n	800806c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800804c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804e:	3310      	adds	r3, #16
 8008050:	4618      	mov	r0, r3
 8008052:	f000 ffa3 	bl	8008f9c <xTaskRemoveFromEventList>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d007      	beq.n	800806c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800805c:	4b54      	ldr	r3, [pc, #336]	@ (80081b0 <xQueueSemaphoreTake+0x21c>)
 800805e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	f3bf 8f4f 	dsb	sy
 8008068:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800806c:	f002 fa16 	bl	800a49c <vPortExitCritical>
				return pdPASS;
 8008070:	2301      	movs	r3, #1
 8008072:	e098      	b.n	80081a6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d112      	bne.n	80080a0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00b      	beq.n	8008098 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008084:	f383 8811 	msr	BASEPRI, r3
 8008088:	f3bf 8f6f 	isb	sy
 800808c:	f3bf 8f4f 	dsb	sy
 8008090:	617b      	str	r3, [r7, #20]
}
 8008092:	bf00      	nop
 8008094:	bf00      	nop
 8008096:	e7fd      	b.n	8008094 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008098:	f002 fa00 	bl	800a49c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800809c:	2300      	movs	r3, #0
 800809e:	e082      	b.n	80081a6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d106      	bne.n	80080b4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080a6:	f107 030c 	add.w	r3, r7, #12
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 ffda 	bl	8009064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080b0:	2301      	movs	r3, #1
 80080b2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080b4:	f002 f9f2 	bl	800a49c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080b8:	f000 fd34 	bl	8008b24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080bc:	f002 f9be 	bl	800a43c <vPortEnterCritical>
 80080c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080c6:	b25b      	sxtb	r3, r3
 80080c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080cc:	d103      	bne.n	80080d6 <xQueueSemaphoreTake+0x142>
 80080ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080dc:	b25b      	sxtb	r3, r3
 80080de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e2:	d103      	bne.n	80080ec <xQueueSemaphoreTake+0x158>
 80080e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080ec:	f002 f9d6 	bl	800a49c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080f0:	463a      	mov	r2, r7
 80080f2:	f107 030c 	add.w	r3, r7, #12
 80080f6:	4611      	mov	r1, r2
 80080f8:	4618      	mov	r0, r3
 80080fa:	f000 ffc9 	bl	8009090 <xTaskCheckForTimeOut>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d132      	bne.n	800816a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008104:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008106:	f000 f9f4 	bl	80084f2 <prvIsQueueEmpty>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d026      	beq.n	800815e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d109      	bne.n	800812c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008118:	f002 f990 	bl	800a43c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800811c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	4618      	mov	r0, r3
 8008122:	f001 f92d 	bl	8009380 <xTaskPriorityInherit>
 8008126:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008128:	f002 f9b8 	bl	800a49c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800812c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812e:	3324      	adds	r3, #36	@ 0x24
 8008130:	683a      	ldr	r2, [r7, #0]
 8008132:	4611      	mov	r1, r2
 8008134:	4618      	mov	r0, r3
 8008136:	f000 fedf 	bl	8008ef8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800813a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800813c:	f000 f987 	bl	800844e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008140:	f000 fcfe 	bl	8008b40 <xTaskResumeAll>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	f47f af67 	bne.w	800801a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800814c:	4b18      	ldr	r3, [pc, #96]	@ (80081b0 <xQueueSemaphoreTake+0x21c>)
 800814e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008152:	601a      	str	r2, [r3, #0]
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	e75d      	b.n	800801a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800815e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008160:	f000 f975 	bl	800844e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008164:	f000 fcec 	bl	8008b40 <xTaskResumeAll>
 8008168:	e757      	b.n	800801a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800816a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800816c:	f000 f96f 	bl	800844e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008170:	f000 fce6 	bl	8008b40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008174:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008176:	f000 f9bc 	bl	80084f2 <prvIsQueueEmpty>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	f43f af4c 	beq.w	800801a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008184:	2b00      	cmp	r3, #0
 8008186:	d00d      	beq.n	80081a4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008188:	f002 f958 	bl	800a43c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800818c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800818e:	f000 f8b7 	bl	8008300 <prvGetDisinheritPriorityAfterTimeout>
 8008192:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800819a:	4618      	mov	r0, r3
 800819c:	f001 f9c8 	bl	8009530 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80081a0:	f002 f97c 	bl	800a49c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3738      	adds	r7, #56	@ 0x38
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
 80081ae:	bf00      	nop
 80081b0:	e000ed04 	.word	0xe000ed04

080081b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b08e      	sub	sp, #56	@ 0x38
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	60b9      	str	r1, [r7, #8]
 80081be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80081c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	623b      	str	r3, [r7, #32]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d103      	bne.n	80081f0 <xQueueReceiveFromISR+0x3c>
 80081e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <xQueueReceiveFromISR+0x40>
 80081f0:	2301      	movs	r3, #1
 80081f2:	e000      	b.n	80081f6 <xQueueReceiveFromISR+0x42>
 80081f4:	2300      	movs	r3, #0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10b      	bne.n	8008212 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	61fb      	str	r3, [r7, #28]
}
 800820c:	bf00      	nop
 800820e:	bf00      	nop
 8008210:	e7fd      	b.n	800820e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008212:	f002 f9d5 	bl	800a5c0 <vPortValidateInterruptPriority>
	__asm volatile
 8008216:	f3ef 8211 	mrs	r2, BASEPRI
 800821a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	61ba      	str	r2, [r7, #24]
 800822c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800822e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008230:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008236:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823a:	2b00      	cmp	r3, #0
 800823c:	d02f      	beq.n	800829e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800823e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008240:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008244:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008248:	68b9      	ldr	r1, [r7, #8]
 800824a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800824c:	f000 f8d9 	bl	8008402 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008252:	1e5a      	subs	r2, r3, #1
 8008254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008256:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008258:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800825c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008260:	d112      	bne.n	8008288 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d016      	beq.n	8008298 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800826a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826c:	3310      	adds	r3, #16
 800826e:	4618      	mov	r0, r3
 8008270:	f000 fe94 	bl	8008f9c <xTaskRemoveFromEventList>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00e      	beq.n	8008298 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00b      	beq.n	8008298 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	601a      	str	r2, [r3, #0]
 8008286:	e007      	b.n	8008298 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800828c:	3301      	adds	r3, #1
 800828e:	b2db      	uxtb	r3, r3
 8008290:	b25a      	sxtb	r2, r3
 8008292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008298:	2301      	movs	r3, #1
 800829a:	637b      	str	r3, [r7, #52]	@ 0x34
 800829c:	e001      	b.n	80082a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800829e:	2300      	movs	r3, #0
 80082a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80082a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f383 8811 	msr	BASEPRI, r3
}
 80082ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80082ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3738      	adds	r7, #56	@ 0x38
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10b      	bne.n	80082e2 <vQueueDelete+0x2a>
	__asm volatile
 80082ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	60bb      	str	r3, [r7, #8]
}
 80082dc:	bf00      	nop
 80082de:	bf00      	nop
 80082e0:	e7fd      	b.n	80082de <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f000 f95c 	bl	80085a0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d102      	bne.n	80082f8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f002 fa72 	bl	800a7dc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80082f8:	bf00      	nop
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008300:	b480      	push	{r7}
 8008302:	b085      	sub	sp, #20
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830c:	2b00      	cmp	r3, #0
 800830e:	d006      	beq.n	800831e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800831a:	60fb      	str	r3, [r7, #12]
 800831c:	e001      	b.n	8008322 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800831e:	2300      	movs	r3, #0
 8008320:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008322:	68fb      	ldr	r3, [r7, #12]
	}
 8008324:	4618      	mov	r0, r3
 8008326:	3714      	adds	r7, #20
 8008328:	46bd      	mov	sp, r7
 800832a:	bc80      	pop	{r7}
 800832c:	4770      	bx	lr

0800832e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800832e:	b580      	push	{r7, lr}
 8008330:	b086      	sub	sp, #24
 8008332:	af00      	add	r7, sp, #0
 8008334:	60f8      	str	r0, [r7, #12]
 8008336:	60b9      	str	r1, [r7, #8]
 8008338:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800833a:	2300      	movs	r3, #0
 800833c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008342:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008348:	2b00      	cmp	r3, #0
 800834a:	d10d      	bne.n	8008368 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d14d      	bne.n	80083f0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	4618      	mov	r0, r3
 800835a:	f001 f879 	bl	8009450 <xTaskPriorityDisinherit>
 800835e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	609a      	str	r2, [r3, #8]
 8008366:	e043      	b.n	80083f0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d119      	bne.n	80083a2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6858      	ldr	r0, [r3, #4]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	461a      	mov	r2, r3
 8008378:	68b9      	ldr	r1, [r7, #8]
 800837a:	f002 fbd9 	bl	800ab30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	685a      	ldr	r2, [r3, #4]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008386:	441a      	add	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	685a      	ldr	r2, [r3, #4]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	429a      	cmp	r2, r3
 8008396:	d32b      	bcc.n	80083f0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	605a      	str	r2, [r3, #4]
 80083a0:	e026      	b.n	80083f0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	68d8      	ldr	r0, [r3, #12]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083aa:	461a      	mov	r2, r3
 80083ac:	68b9      	ldr	r1, [r7, #8]
 80083ae:	f002 fbbf 	bl	800ab30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	68da      	ldr	r2, [r3, #12]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ba:	425b      	negs	r3, r3
 80083bc:	441a      	add	r2, r3
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	68da      	ldr	r2, [r3, #12]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d207      	bcs.n	80083de <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	689a      	ldr	r2, [r3, #8]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d6:	425b      	negs	r3, r3
 80083d8:	441a      	add	r2, r3
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2b02      	cmp	r3, #2
 80083e2:	d105      	bne.n	80083f0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d002      	beq.n	80083f0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	3b01      	subs	r3, #1
 80083ee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	1c5a      	adds	r2, r3, #1
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80083f8:	697b      	ldr	r3, [r7, #20]
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3718      	adds	r7, #24
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}

08008402 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008402:	b580      	push	{r7, lr}
 8008404:	b082      	sub	sp, #8
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
 800840a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008410:	2b00      	cmp	r3, #0
 8008412:	d018      	beq.n	8008446 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68da      	ldr	r2, [r3, #12]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841c:	441a      	add	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	68da      	ldr	r2, [r3, #12]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	429a      	cmp	r2, r3
 800842c:	d303      	bcc.n	8008436 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	68d9      	ldr	r1, [r3, #12]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800843e:	461a      	mov	r2, r3
 8008440:	6838      	ldr	r0, [r7, #0]
 8008442:	f002 fb75 	bl	800ab30 <memcpy>
	}
}
 8008446:	bf00      	nop
 8008448:	3708      	adds	r7, #8
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}

0800844e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b084      	sub	sp, #16
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008456:	f001 fff1 	bl	800a43c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008460:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008462:	e011      	b.n	8008488 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008468:	2b00      	cmp	r3, #0
 800846a:	d012      	beq.n	8008492 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	3324      	adds	r3, #36	@ 0x24
 8008470:	4618      	mov	r0, r3
 8008472:	f000 fd93 	bl	8008f9c <xTaskRemoveFromEventList>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d001      	beq.n	8008480 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800847c:	f000 fe6c 	bl	8009158 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008480:	7bfb      	ldrb	r3, [r7, #15]
 8008482:	3b01      	subs	r3, #1
 8008484:	b2db      	uxtb	r3, r3
 8008486:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800848c:	2b00      	cmp	r3, #0
 800848e:	dce9      	bgt.n	8008464 <prvUnlockQueue+0x16>
 8008490:	e000      	b.n	8008494 <prvUnlockQueue+0x46>
					break;
 8008492:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	22ff      	movs	r2, #255	@ 0xff
 8008498:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800849c:	f001 fffe 	bl	800a49c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80084a0:	f001 ffcc 	bl	800a43c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084ac:	e011      	b.n	80084d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d012      	beq.n	80084dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	3310      	adds	r3, #16
 80084ba:	4618      	mov	r0, r3
 80084bc:	f000 fd6e 	bl	8008f9c <xTaskRemoveFromEventList>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d001      	beq.n	80084ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80084c6:	f000 fe47 	bl	8009158 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80084ca:	7bbb      	ldrb	r3, [r7, #14]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	dce9      	bgt.n	80084ae <prvUnlockQueue+0x60>
 80084da:	e000      	b.n	80084de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	22ff      	movs	r2, #255	@ 0xff
 80084e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80084e6:	f001 ffd9 	bl	800a49c <vPortExitCritical>
}
 80084ea:	bf00      	nop
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b084      	sub	sp, #16
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084fa:	f001 ff9f 	bl	800a43c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008502:	2b00      	cmp	r3, #0
 8008504:	d102      	bne.n	800850c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008506:	2301      	movs	r3, #1
 8008508:	60fb      	str	r3, [r7, #12]
 800850a:	e001      	b.n	8008510 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800850c:	2300      	movs	r3, #0
 800850e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008510:	f001 ffc4 	bl	800a49c <vPortExitCritical>

	return xReturn;
 8008514:	68fb      	ldr	r3, [r7, #12]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3710      	adds	r7, #16
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b084      	sub	sp, #16
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008526:	f001 ff89 	bl	800a43c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008532:	429a      	cmp	r2, r3
 8008534:	d102      	bne.n	800853c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008536:	2301      	movs	r3, #1
 8008538:	60fb      	str	r3, [r7, #12]
 800853a:	e001      	b.n	8008540 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800853c:	2300      	movs	r3, #0
 800853e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008540:	f001 ffac 	bl	800a49c <vPortExitCritical>

	return xReturn;
 8008544:	68fb      	ldr	r3, [r7, #12]
}
 8008546:	4618      	mov	r0, r3
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
	...

08008550 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008550:	b480      	push	{r7}
 8008552:	b085      	sub	sp, #20
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800855a:	2300      	movs	r3, #0
 800855c:	60fb      	str	r3, [r7, #12]
 800855e:	e014      	b.n	800858a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008560:	4a0e      	ldr	r2, [pc, #56]	@ (800859c <vQueueAddToRegistry+0x4c>)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d10b      	bne.n	8008584 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800856c:	490b      	ldr	r1, [pc, #44]	@ (800859c <vQueueAddToRegistry+0x4c>)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	683a      	ldr	r2, [r7, #0]
 8008572:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008576:	4a09      	ldr	r2, [pc, #36]	@ (800859c <vQueueAddToRegistry+0x4c>)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	00db      	lsls	r3, r3, #3
 800857c:	4413      	add	r3, r2
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008582:	e006      	b.n	8008592 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	3301      	adds	r3, #1
 8008588:	60fb      	str	r3, [r7, #12]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2b07      	cmp	r3, #7
 800858e:	d9e7      	bls.n	8008560 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008590:	bf00      	nop
 8008592:	bf00      	nop
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	bc80      	pop	{r7}
 800859a:	4770      	bx	lr
 800859c:	20001444 	.word	0x20001444

080085a0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085a8:	2300      	movs	r3, #0
 80085aa:	60fb      	str	r3, [r7, #12]
 80085ac:	e016      	b.n	80085dc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80085ae:	4a10      	ldr	r2, [pc, #64]	@ (80085f0 <vQueueUnregisterQueue+0x50>)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	00db      	lsls	r3, r3, #3
 80085b4:	4413      	add	r3, r2
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d10b      	bne.n	80085d6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80085be:	4a0c      	ldr	r2, [pc, #48]	@ (80085f0 <vQueueUnregisterQueue+0x50>)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2100      	movs	r1, #0
 80085c4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80085c8:	4a09      	ldr	r2, [pc, #36]	@ (80085f0 <vQueueUnregisterQueue+0x50>)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	00db      	lsls	r3, r3, #3
 80085ce:	4413      	add	r3, r2
 80085d0:	2200      	movs	r2, #0
 80085d2:	605a      	str	r2, [r3, #4]
				break;
 80085d4:	e006      	b.n	80085e4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	3301      	adds	r3, #1
 80085da:	60fb      	str	r3, [r7, #12]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2b07      	cmp	r3, #7
 80085e0:	d9e5      	bls.n	80085ae <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80085e2:	bf00      	nop
 80085e4:	bf00      	nop
 80085e6:	3714      	adds	r7, #20
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bc80      	pop	{r7}
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	20001444 	.word	0x20001444

080085f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b086      	sub	sp, #24
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008604:	f001 ff1a 	bl	800a43c <vPortEnterCritical>
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800860e:	b25b      	sxtb	r3, r3
 8008610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008614:	d103      	bne.n	800861e <vQueueWaitForMessageRestricted+0x2a>
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008624:	b25b      	sxtb	r3, r3
 8008626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862a:	d103      	bne.n	8008634 <vQueueWaitForMessageRestricted+0x40>
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	2200      	movs	r2, #0
 8008630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008634:	f001 ff32 	bl	800a49c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800863c:	2b00      	cmp	r3, #0
 800863e:	d106      	bne.n	800864e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	3324      	adds	r3, #36	@ 0x24
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	68b9      	ldr	r1, [r7, #8]
 8008648:	4618      	mov	r0, r3
 800864a:	f000 fc7b 	bl	8008f44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800864e:	6978      	ldr	r0, [r7, #20]
 8008650:	f7ff fefd 	bl	800844e <prvUnlockQueue>
	}
 8008654:	bf00      	nop
 8008656:	3718      	adds	r7, #24
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800865c:	b580      	push	{r7, lr}
 800865e:	b08e      	sub	sp, #56	@ 0x38
 8008660:	af04      	add	r7, sp, #16
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
 8008668:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800866a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800866c:	2b00      	cmp	r3, #0
 800866e:	d10b      	bne.n	8008688 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008674:	f383 8811 	msr	BASEPRI, r3
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	623b      	str	r3, [r7, #32]
}
 8008682:	bf00      	nop
 8008684:	bf00      	nop
 8008686:	e7fd      	b.n	8008684 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868a:	2b00      	cmp	r3, #0
 800868c:	d10b      	bne.n	80086a6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	61fb      	str	r3, [r7, #28]
}
 80086a0:	bf00      	nop
 80086a2:	bf00      	nop
 80086a4:	e7fd      	b.n	80086a2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80086a6:	23a8      	movs	r3, #168	@ 0xa8
 80086a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	2ba8      	cmp	r3, #168	@ 0xa8
 80086ae:	d00b      	beq.n	80086c8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b4:	f383 8811 	msr	BASEPRI, r3
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	61bb      	str	r3, [r7, #24]
}
 80086c2:	bf00      	nop
 80086c4:	bf00      	nop
 80086c6:	e7fd      	b.n	80086c4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80086c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d01e      	beq.n	800870e <xTaskCreateStatic+0xb2>
 80086d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d01b      	beq.n	800870e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80086e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e2:	2202      	movs	r2, #2
 80086e4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80086e8:	2300      	movs	r3, #0
 80086ea:	9303      	str	r3, [sp, #12]
 80086ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ee:	9302      	str	r3, [sp, #8]
 80086f0:	f107 0314 	add.w	r3, r7, #20
 80086f4:	9301      	str	r3, [sp, #4]
 80086f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f8:	9300      	str	r3, [sp, #0]
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	68b9      	ldr	r1, [r7, #8]
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 f851 	bl	80087a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008706:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008708:	f000 f8f6 	bl	80088f8 <prvAddNewTaskToReadyList>
 800870c:	e001      	b.n	8008712 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800870e:	2300      	movs	r3, #0
 8008710:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008712:	697b      	ldr	r3, [r7, #20]
	}
 8008714:	4618      	mov	r0, r3
 8008716:	3728      	adds	r7, #40	@ 0x28
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800871c:	b580      	push	{r7, lr}
 800871e:	b08c      	sub	sp, #48	@ 0x30
 8008720:	af04      	add	r7, sp, #16
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	603b      	str	r3, [r7, #0]
 8008728:	4613      	mov	r3, r2
 800872a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800872c:	88fb      	ldrh	r3, [r7, #6]
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	4618      	mov	r0, r3
 8008732:	f001 ff85 	bl	800a640 <pvPortMalloc>
 8008736:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00e      	beq.n	800875c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800873e:	20a8      	movs	r0, #168	@ 0xa8
 8008740:	f001 ff7e 	bl	800a640 <pvPortMalloc>
 8008744:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d003      	beq.n	8008754 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	631a      	str	r2, [r3, #48]	@ 0x30
 8008752:	e005      	b.n	8008760 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008754:	6978      	ldr	r0, [r7, #20]
 8008756:	f002 f841 	bl	800a7dc <vPortFree>
 800875a:	e001      	b.n	8008760 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800875c:	2300      	movs	r3, #0
 800875e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d017      	beq.n	8008796 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800876e:	88fa      	ldrh	r2, [r7, #6]
 8008770:	2300      	movs	r3, #0
 8008772:	9303      	str	r3, [sp, #12]
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	9302      	str	r3, [sp, #8]
 8008778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800877a:	9301      	str	r3, [sp, #4]
 800877c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877e:	9300      	str	r3, [sp, #0]
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	68b9      	ldr	r1, [r7, #8]
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f000 f80f 	bl	80087a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800878a:	69f8      	ldr	r0, [r7, #28]
 800878c:	f000 f8b4 	bl	80088f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008790:	2301      	movs	r3, #1
 8008792:	61bb      	str	r3, [r7, #24]
 8008794:	e002      	b.n	800879c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008796:	f04f 33ff 	mov.w	r3, #4294967295
 800879a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800879c:	69bb      	ldr	r3, [r7, #24]
	}
 800879e:	4618      	mov	r0, r3
 80087a0:	3720      	adds	r7, #32
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
	...

080087a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b088      	sub	sp, #32
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	60f8      	str	r0, [r7, #12]
 80087b0:	60b9      	str	r1, [r7, #8]
 80087b2:	607a      	str	r2, [r7, #4]
 80087b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80087b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	461a      	mov	r2, r3
 80087c0:	21a5      	movs	r1, #165	@ 0xa5
 80087c2:	f002 f929 	bl	800aa18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80087d0:	3b01      	subs	r3, #1
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087d8:	69bb      	ldr	r3, [r7, #24]
 80087da:	f023 0307 	bic.w	r3, r3, #7
 80087de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	f003 0307 	and.w	r3, r3, #7
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00b      	beq.n	8008802 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80087ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ee:	f383 8811 	msr	BASEPRI, r3
 80087f2:	f3bf 8f6f 	isb	sy
 80087f6:	f3bf 8f4f 	dsb	sy
 80087fa:	617b      	str	r3, [r7, #20]
}
 80087fc:	bf00      	nop
 80087fe:	bf00      	nop
 8008800:	e7fd      	b.n	80087fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d01f      	beq.n	8008848 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008808:	2300      	movs	r3, #0
 800880a:	61fb      	str	r3, [r7, #28]
 800880c:	e012      	b.n	8008834 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800880e:	68ba      	ldr	r2, [r7, #8]
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	4413      	add	r3, r2
 8008814:	7819      	ldrb	r1, [r3, #0]
 8008816:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008818:	69fb      	ldr	r3, [r7, #28]
 800881a:	4413      	add	r3, r2
 800881c:	3334      	adds	r3, #52	@ 0x34
 800881e:	460a      	mov	r2, r1
 8008820:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	4413      	add	r3, r2
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d006      	beq.n	800883c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	3301      	adds	r3, #1
 8008832:	61fb      	str	r3, [r7, #28]
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	2b0f      	cmp	r3, #15
 8008838:	d9e9      	bls.n	800880e <prvInitialiseNewTask+0x66>
 800883a:	e000      	b.n	800883e <prvInitialiseNewTask+0x96>
			{
				break;
 800883c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800883e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008840:	2200      	movs	r2, #0
 8008842:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008846:	e003      	b.n	8008850 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	2200      	movs	r2, #0
 800884c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008852:	2b37      	cmp	r3, #55	@ 0x37
 8008854:	d901      	bls.n	800885a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008856:	2337      	movs	r3, #55	@ 0x37
 8008858:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800885e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008862:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008864:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008868:	2200      	movs	r2, #0
 800886a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	3304      	adds	r3, #4
 8008870:	4618      	mov	r0, r3
 8008872:	f7fe fe38 	bl	80074e6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008878:	3318      	adds	r3, #24
 800887a:	4618      	mov	r0, r3
 800887c:	f7fe fe33 	bl	80074e6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008884:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008888:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800888c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008894:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008898:	2200      	movs	r2, #0
 800889a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800889e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80088a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a8:	3354      	adds	r3, #84	@ 0x54
 80088aa:	224c      	movs	r2, #76	@ 0x4c
 80088ac:	2100      	movs	r1, #0
 80088ae:	4618      	mov	r0, r3
 80088b0:	f002 f8b2 	bl	800aa18 <memset>
 80088b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b6:	4a0d      	ldr	r2, [pc, #52]	@ (80088ec <prvInitialiseNewTask+0x144>)
 80088b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80088ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088bc:	4a0c      	ldr	r2, [pc, #48]	@ (80088f0 <prvInitialiseNewTask+0x148>)
 80088be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	4a0c      	ldr	r2, [pc, #48]	@ (80088f4 <prvInitialiseNewTask+0x14c>)
 80088c4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80088c6:	683a      	ldr	r2, [r7, #0]
 80088c8:	68f9      	ldr	r1, [r7, #12]
 80088ca:	69b8      	ldr	r0, [r7, #24]
 80088cc:	f001 fcc6 	bl	800a25c <pxPortInitialiseStack>
 80088d0:	4602      	mov	r2, r0
 80088d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80088d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d002      	beq.n	80088e2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80088dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088e2:	bf00      	nop
 80088e4:	3720      	adds	r7, #32
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	200032d8 	.word	0x200032d8
 80088f0:	20003340 	.word	0x20003340
 80088f4:	200033a8 	.word	0x200033a8

080088f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008900:	f001 fd9c 	bl	800a43c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008904:	4b2d      	ldr	r3, [pc, #180]	@ (80089bc <prvAddNewTaskToReadyList+0xc4>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	3301      	adds	r3, #1
 800890a:	4a2c      	ldr	r2, [pc, #176]	@ (80089bc <prvAddNewTaskToReadyList+0xc4>)
 800890c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800890e:	4b2c      	ldr	r3, [pc, #176]	@ (80089c0 <prvAddNewTaskToReadyList+0xc8>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d109      	bne.n	800892a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008916:	4a2a      	ldr	r2, [pc, #168]	@ (80089c0 <prvAddNewTaskToReadyList+0xc8>)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800891c:	4b27      	ldr	r3, [pc, #156]	@ (80089bc <prvAddNewTaskToReadyList+0xc4>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d110      	bne.n	8008946 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008924:	f000 fc3c 	bl	80091a0 <prvInitialiseTaskLists>
 8008928:	e00d      	b.n	8008946 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800892a:	4b26      	ldr	r3, [pc, #152]	@ (80089c4 <prvAddNewTaskToReadyList+0xcc>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d109      	bne.n	8008946 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008932:	4b23      	ldr	r3, [pc, #140]	@ (80089c0 <prvAddNewTaskToReadyList+0xc8>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800893c:	429a      	cmp	r2, r3
 800893e:	d802      	bhi.n	8008946 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008940:	4a1f      	ldr	r2, [pc, #124]	@ (80089c0 <prvAddNewTaskToReadyList+0xc8>)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008946:	4b20      	ldr	r3, [pc, #128]	@ (80089c8 <prvAddNewTaskToReadyList+0xd0>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3301      	adds	r3, #1
 800894c:	4a1e      	ldr	r2, [pc, #120]	@ (80089c8 <prvAddNewTaskToReadyList+0xd0>)
 800894e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008950:	4b1d      	ldr	r3, [pc, #116]	@ (80089c8 <prvAddNewTaskToReadyList+0xd0>)
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800895c:	4b1b      	ldr	r3, [pc, #108]	@ (80089cc <prvAddNewTaskToReadyList+0xd4>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	429a      	cmp	r2, r3
 8008962:	d903      	bls.n	800896c <prvAddNewTaskToReadyList+0x74>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008968:	4a18      	ldr	r2, [pc, #96]	@ (80089cc <prvAddNewTaskToReadyList+0xd4>)
 800896a:	6013      	str	r3, [r2, #0]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008970:	4613      	mov	r3, r2
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	4413      	add	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	4a15      	ldr	r2, [pc, #84]	@ (80089d0 <prvAddNewTaskToReadyList+0xd8>)
 800897a:	441a      	add	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	3304      	adds	r3, #4
 8008980:	4619      	mov	r1, r3
 8008982:	4610      	mov	r0, r2
 8008984:	f7fe fdbb 	bl	80074fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008988:	f001 fd88 	bl	800a49c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800898c:	4b0d      	ldr	r3, [pc, #52]	@ (80089c4 <prvAddNewTaskToReadyList+0xcc>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00e      	beq.n	80089b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008994:	4b0a      	ldr	r3, [pc, #40]	@ (80089c0 <prvAddNewTaskToReadyList+0xc8>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800899e:	429a      	cmp	r2, r3
 80089a0:	d207      	bcs.n	80089b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80089a2:	4b0c      	ldr	r3, [pc, #48]	@ (80089d4 <prvAddNewTaskToReadyList+0xdc>)
 80089a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089a8:	601a      	str	r2, [r3, #0]
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089b2:	bf00      	nop
 80089b4:	3708      	adds	r7, #8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	20001958 	.word	0x20001958
 80089c0:	20001484 	.word	0x20001484
 80089c4:	20001964 	.word	0x20001964
 80089c8:	20001974 	.word	0x20001974
 80089cc:	20001960 	.word	0x20001960
 80089d0:	20001488 	.word	0x20001488
 80089d4:	e000ed04 	.word	0xe000ed04

080089d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b084      	sub	sp, #16
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80089e0:	2300      	movs	r3, #0
 80089e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d018      	beq.n	8008a1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80089ea:	4b14      	ldr	r3, [pc, #80]	@ (8008a3c <vTaskDelay+0x64>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00b      	beq.n	8008a0a <vTaskDelay+0x32>
	__asm volatile
 80089f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	60bb      	str	r3, [r7, #8]
}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop
 8008a08:	e7fd      	b.n	8008a06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008a0a:	f000 f88b 	bl	8008b24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008a0e:	2100      	movs	r1, #0
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f001 f819 	bl	8009a48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008a16:	f000 f893 	bl	8008b40 <xTaskResumeAll>
 8008a1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d107      	bne.n	8008a32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008a22:	4b07      	ldr	r3, [pc, #28]	@ (8008a40 <vTaskDelay+0x68>)
 8008a24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a28:	601a      	str	r2, [r3, #0]
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a32:	bf00      	nop
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	20001980 	.word	0x20001980
 8008a40:	e000ed04 	.word	0xe000ed04

08008a44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b08a      	sub	sp, #40	@ 0x28
 8008a48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008a52:	463a      	mov	r2, r7
 8008a54:	1d39      	adds	r1, r7, #4
 8008a56:	f107 0308 	add.w	r3, r7, #8
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7fe fcf2 	bl	8007444 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a60:	6839      	ldr	r1, [r7, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	68ba      	ldr	r2, [r7, #8]
 8008a66:	9202      	str	r2, [sp, #8]
 8008a68:	9301      	str	r3, [sp, #4]
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	9300      	str	r3, [sp, #0]
 8008a6e:	2300      	movs	r3, #0
 8008a70:	460a      	mov	r2, r1
 8008a72:	4924      	ldr	r1, [pc, #144]	@ (8008b04 <vTaskStartScheduler+0xc0>)
 8008a74:	4824      	ldr	r0, [pc, #144]	@ (8008b08 <vTaskStartScheduler+0xc4>)
 8008a76:	f7ff fdf1 	bl	800865c <xTaskCreateStatic>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	4a23      	ldr	r2, [pc, #140]	@ (8008b0c <vTaskStartScheduler+0xc8>)
 8008a7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008a80:	4b22      	ldr	r3, [pc, #136]	@ (8008b0c <vTaskStartScheduler+0xc8>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d002      	beq.n	8008a8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	617b      	str	r3, [r7, #20]
 8008a8c:	e001      	b.n	8008a92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d102      	bne.n	8008a9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a98:	f001 f82a 	bl	8009af0 <xTimerCreateTimerTask>
 8008a9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d11b      	bne.n	8008adc <vTaskStartScheduler+0x98>
	__asm volatile
 8008aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa8:	f383 8811 	msr	BASEPRI, r3
 8008aac:	f3bf 8f6f 	isb	sy
 8008ab0:	f3bf 8f4f 	dsb	sy
 8008ab4:	613b      	str	r3, [r7, #16]
}
 8008ab6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ab8:	4b15      	ldr	r3, [pc, #84]	@ (8008b10 <vTaskStartScheduler+0xcc>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	3354      	adds	r3, #84	@ 0x54
 8008abe:	4a15      	ldr	r2, [pc, #84]	@ (8008b14 <vTaskStartScheduler+0xd0>)
 8008ac0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008ac2:	4b15      	ldr	r3, [pc, #84]	@ (8008b18 <vTaskStartScheduler+0xd4>)
 8008ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ac8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008aca:	4b14      	ldr	r3, [pc, #80]	@ (8008b1c <vTaskStartScheduler+0xd8>)
 8008acc:	2201      	movs	r2, #1
 8008ace:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008ad0:	4b13      	ldr	r3, [pc, #76]	@ (8008b20 <vTaskStartScheduler+0xdc>)
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008ad6:	f001 fc3f 	bl	800a358 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008ada:	e00f      	b.n	8008afc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae2:	d10b      	bne.n	8008afc <vTaskStartScheduler+0xb8>
	__asm volatile
 8008ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae8:	f383 8811 	msr	BASEPRI, r3
 8008aec:	f3bf 8f6f 	isb	sy
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	60fb      	str	r3, [r7, #12]
}
 8008af6:	bf00      	nop
 8008af8:	bf00      	nop
 8008afa:	e7fd      	b.n	8008af8 <vTaskStartScheduler+0xb4>
}
 8008afc:	bf00      	nop
 8008afe:	3718      	adds	r7, #24
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	0800ad24 	.word	0x0800ad24
 8008b08:	08009171 	.word	0x08009171
 8008b0c:	2000197c 	.word	0x2000197c
 8008b10:	20001484 	.word	0x20001484
 8008b14:	20000028 	.word	0x20000028
 8008b18:	20001978 	.word	0x20001978
 8008b1c:	20001964 	.word	0x20001964
 8008b20:	2000195c 	.word	0x2000195c

08008b24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008b24:	b480      	push	{r7}
 8008b26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008b28:	4b04      	ldr	r3, [pc, #16]	@ (8008b3c <vTaskSuspendAll+0x18>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	4a03      	ldr	r2, [pc, #12]	@ (8008b3c <vTaskSuspendAll+0x18>)
 8008b30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008b32:	bf00      	nop
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bc80      	pop	{r7}
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	20001980 	.word	0x20001980

08008b40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008b4e:	4b42      	ldr	r3, [pc, #264]	@ (8008c58 <xTaskResumeAll+0x118>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10b      	bne.n	8008b6e <xTaskResumeAll+0x2e>
	__asm volatile
 8008b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5a:	f383 8811 	msr	BASEPRI, r3
 8008b5e:	f3bf 8f6f 	isb	sy
 8008b62:	f3bf 8f4f 	dsb	sy
 8008b66:	603b      	str	r3, [r7, #0]
}
 8008b68:	bf00      	nop
 8008b6a:	bf00      	nop
 8008b6c:	e7fd      	b.n	8008b6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008b6e:	f001 fc65 	bl	800a43c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008b72:	4b39      	ldr	r3, [pc, #228]	@ (8008c58 <xTaskResumeAll+0x118>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3b01      	subs	r3, #1
 8008b78:	4a37      	ldr	r2, [pc, #220]	@ (8008c58 <xTaskResumeAll+0x118>)
 8008b7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b7c:	4b36      	ldr	r3, [pc, #216]	@ (8008c58 <xTaskResumeAll+0x118>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d162      	bne.n	8008c4a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008b84:	4b35      	ldr	r3, [pc, #212]	@ (8008c5c <xTaskResumeAll+0x11c>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d05e      	beq.n	8008c4a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b8c:	e02f      	b.n	8008bee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b8e:	4b34      	ldr	r3, [pc, #208]	@ (8008c60 <xTaskResumeAll+0x120>)
 8008b90:	68db      	ldr	r3, [r3, #12]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	3318      	adds	r3, #24
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7fe fd0a 	bl	80075b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	3304      	adds	r3, #4
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe fd05 	bl	80075b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bae:	4b2d      	ldr	r3, [pc, #180]	@ (8008c64 <xTaskResumeAll+0x124>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d903      	bls.n	8008bbe <xTaskResumeAll+0x7e>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bba:	4a2a      	ldr	r2, [pc, #168]	@ (8008c64 <xTaskResumeAll+0x124>)
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc2:	4613      	mov	r3, r2
 8008bc4:	009b      	lsls	r3, r3, #2
 8008bc6:	4413      	add	r3, r2
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	4a27      	ldr	r2, [pc, #156]	@ (8008c68 <xTaskResumeAll+0x128>)
 8008bcc:	441a      	add	r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	3304      	adds	r3, #4
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	4610      	mov	r0, r2
 8008bd6:	f7fe fc92 	bl	80074fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bde:	4b23      	ldr	r3, [pc, #140]	@ (8008c6c <xTaskResumeAll+0x12c>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d302      	bcc.n	8008bee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008be8:	4b21      	ldr	r3, [pc, #132]	@ (8008c70 <xTaskResumeAll+0x130>)
 8008bea:	2201      	movs	r2, #1
 8008bec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008bee:	4b1c      	ldr	r3, [pc, #112]	@ (8008c60 <xTaskResumeAll+0x120>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1cb      	bne.n	8008b8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d001      	beq.n	8008c00 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008bfc:	f000 fb74 	bl	80092e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008c00:	4b1c      	ldr	r3, [pc, #112]	@ (8008c74 <xTaskResumeAll+0x134>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d010      	beq.n	8008c2e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008c0c:	f000 f856 	bl	8008cbc <xTaskIncrementTick>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d002      	beq.n	8008c1c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008c16:	4b16      	ldr	r3, [pc, #88]	@ (8008c70 <xTaskResumeAll+0x130>)
 8008c18:	2201      	movs	r2, #1
 8008c1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d1f1      	bne.n	8008c0c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008c28:	4b12      	ldr	r3, [pc, #72]	@ (8008c74 <xTaskResumeAll+0x134>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008c2e:	4b10      	ldr	r3, [pc, #64]	@ (8008c70 <xTaskResumeAll+0x130>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d009      	beq.n	8008c4a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008c36:	2301      	movs	r3, #1
 8008c38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8008c78 <xTaskResumeAll+0x138>)
 8008c3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c4a:	f001 fc27 	bl	800a49c <vPortExitCritical>

	return xAlreadyYielded;
 8008c4e:	68bb      	ldr	r3, [r7, #8]
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	20001980 	.word	0x20001980
 8008c5c:	20001958 	.word	0x20001958
 8008c60:	20001918 	.word	0x20001918
 8008c64:	20001960 	.word	0x20001960
 8008c68:	20001488 	.word	0x20001488
 8008c6c:	20001484 	.word	0x20001484
 8008c70:	2000196c 	.word	0x2000196c
 8008c74:	20001968 	.word	0x20001968
 8008c78:	e000ed04 	.word	0xe000ed04

08008c7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008c82:	4b04      	ldr	r3, [pc, #16]	@ (8008c94 <xTaskGetTickCount+0x18>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008c88:	687b      	ldr	r3, [r7, #4]
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	370c      	adds	r7, #12
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bc80      	pop	{r7}
 8008c92:	4770      	bx	lr
 8008c94:	2000195c 	.word	0x2000195c

08008c98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c9e:	f001 fc8f 	bl	800a5c0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008ca6:	4b04      	ldr	r3, [pc, #16]	@ (8008cb8 <xTaskGetTickCountFromISR+0x20>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008cac:	683b      	ldr	r3, [r7, #0]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	2000195c 	.word	0x2000195c

08008cbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b086      	sub	sp, #24
 8008cc0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cc6:	4b4f      	ldr	r3, [pc, #316]	@ (8008e04 <xTaskIncrementTick+0x148>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	f040 8090 	bne.w	8008df0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008cd0:	4b4d      	ldr	r3, [pc, #308]	@ (8008e08 <xTaskIncrementTick+0x14c>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008cd8:	4a4b      	ldr	r2, [pc, #300]	@ (8008e08 <xTaskIncrementTick+0x14c>)
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d121      	bne.n	8008d28 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ce4:	4b49      	ldr	r3, [pc, #292]	@ (8008e0c <xTaskIncrementTick+0x150>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00b      	beq.n	8008d06 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	603b      	str	r3, [r7, #0]
}
 8008d00:	bf00      	nop
 8008d02:	bf00      	nop
 8008d04:	e7fd      	b.n	8008d02 <xTaskIncrementTick+0x46>
 8008d06:	4b41      	ldr	r3, [pc, #260]	@ (8008e0c <xTaskIncrementTick+0x150>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	60fb      	str	r3, [r7, #12]
 8008d0c:	4b40      	ldr	r3, [pc, #256]	@ (8008e10 <xTaskIncrementTick+0x154>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a3e      	ldr	r2, [pc, #248]	@ (8008e0c <xTaskIncrementTick+0x150>)
 8008d12:	6013      	str	r3, [r2, #0]
 8008d14:	4a3e      	ldr	r2, [pc, #248]	@ (8008e10 <xTaskIncrementTick+0x154>)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	4b3e      	ldr	r3, [pc, #248]	@ (8008e14 <xTaskIncrementTick+0x158>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	3301      	adds	r3, #1
 8008d20:	4a3c      	ldr	r2, [pc, #240]	@ (8008e14 <xTaskIncrementTick+0x158>)
 8008d22:	6013      	str	r3, [r2, #0]
 8008d24:	f000 fae0 	bl	80092e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008d28:	4b3b      	ldr	r3, [pc, #236]	@ (8008e18 <xTaskIncrementTick+0x15c>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	693a      	ldr	r2, [r7, #16]
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d349      	bcc.n	8008dc6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d32:	4b36      	ldr	r3, [pc, #216]	@ (8008e0c <xTaskIncrementTick+0x150>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d104      	bne.n	8008d46 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d3c:	4b36      	ldr	r3, [pc, #216]	@ (8008e18 <xTaskIncrementTick+0x15c>)
 8008d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d42:	601a      	str	r2, [r3, #0]
					break;
 8008d44:	e03f      	b.n	8008dc6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d46:	4b31      	ldr	r3, [pc, #196]	@ (8008e0c <xTaskIncrementTick+0x150>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008d56:	693a      	ldr	r2, [r7, #16]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d203      	bcs.n	8008d66 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008d5e:	4a2e      	ldr	r2, [pc, #184]	@ (8008e18 <xTaskIncrementTick+0x15c>)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008d64:	e02f      	b.n	8008dc6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	3304      	adds	r3, #4
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7fe fc22 	bl	80075b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d004      	beq.n	8008d82 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	3318      	adds	r3, #24
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f7fe fc19 	bl	80075b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d86:	4b25      	ldr	r3, [pc, #148]	@ (8008e1c <xTaskIncrementTick+0x160>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d903      	bls.n	8008d96 <xTaskIncrementTick+0xda>
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d92:	4a22      	ldr	r2, [pc, #136]	@ (8008e1c <xTaskIncrementTick+0x160>)
 8008d94:	6013      	str	r3, [r2, #0]
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d9a:	4613      	mov	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	4413      	add	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4a1f      	ldr	r2, [pc, #124]	@ (8008e20 <xTaskIncrementTick+0x164>)
 8008da4:	441a      	add	r2, r3
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	3304      	adds	r3, #4
 8008daa:	4619      	mov	r1, r3
 8008dac:	4610      	mov	r0, r2
 8008dae:	f7fe fba6 	bl	80074fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008db6:	4b1b      	ldr	r3, [pc, #108]	@ (8008e24 <xTaskIncrementTick+0x168>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d3b8      	bcc.n	8008d32 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008dc4:	e7b5      	b.n	8008d32 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008dc6:	4b17      	ldr	r3, [pc, #92]	@ (8008e24 <xTaskIncrementTick+0x168>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dcc:	4914      	ldr	r1, [pc, #80]	@ (8008e20 <xTaskIncrementTick+0x164>)
 8008dce:	4613      	mov	r3, r2
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	4413      	add	r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	440b      	add	r3, r1
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d901      	bls.n	8008de2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008dde:	2301      	movs	r3, #1
 8008de0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008de2:	4b11      	ldr	r3, [pc, #68]	@ (8008e28 <xTaskIncrementTick+0x16c>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d007      	beq.n	8008dfa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008dea:	2301      	movs	r3, #1
 8008dec:	617b      	str	r3, [r7, #20]
 8008dee:	e004      	b.n	8008dfa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008df0:	4b0e      	ldr	r3, [pc, #56]	@ (8008e2c <xTaskIncrementTick+0x170>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	3301      	adds	r3, #1
 8008df6:	4a0d      	ldr	r2, [pc, #52]	@ (8008e2c <xTaskIncrementTick+0x170>)
 8008df8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008dfa:	697b      	ldr	r3, [r7, #20]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3718      	adds	r7, #24
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	20001980 	.word	0x20001980
 8008e08:	2000195c 	.word	0x2000195c
 8008e0c:	20001910 	.word	0x20001910
 8008e10:	20001914 	.word	0x20001914
 8008e14:	20001970 	.word	0x20001970
 8008e18:	20001978 	.word	0x20001978
 8008e1c:	20001960 	.word	0x20001960
 8008e20:	20001488 	.word	0x20001488
 8008e24:	20001484 	.word	0x20001484
 8008e28:	2000196c 	.word	0x2000196c
 8008e2c:	20001968 	.word	0x20001968

08008e30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008e36:	4b2a      	ldr	r3, [pc, #168]	@ (8008ee0 <vTaskSwitchContext+0xb0>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d003      	beq.n	8008e46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008e3e:	4b29      	ldr	r3, [pc, #164]	@ (8008ee4 <vTaskSwitchContext+0xb4>)
 8008e40:	2201      	movs	r2, #1
 8008e42:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008e44:	e047      	b.n	8008ed6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008e46:	4b27      	ldr	r3, [pc, #156]	@ (8008ee4 <vTaskSwitchContext+0xb4>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e4c:	4b26      	ldr	r3, [pc, #152]	@ (8008ee8 <vTaskSwitchContext+0xb8>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	60fb      	str	r3, [r7, #12]
 8008e52:	e011      	b.n	8008e78 <vTaskSwitchContext+0x48>
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d10b      	bne.n	8008e72 <vTaskSwitchContext+0x42>
	__asm volatile
 8008e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e5e:	f383 8811 	msr	BASEPRI, r3
 8008e62:	f3bf 8f6f 	isb	sy
 8008e66:	f3bf 8f4f 	dsb	sy
 8008e6a:	607b      	str	r3, [r7, #4]
}
 8008e6c:	bf00      	nop
 8008e6e:	bf00      	nop
 8008e70:	e7fd      	b.n	8008e6e <vTaskSwitchContext+0x3e>
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	60fb      	str	r3, [r7, #12]
 8008e78:	491c      	ldr	r1, [pc, #112]	@ (8008eec <vTaskSwitchContext+0xbc>)
 8008e7a:	68fa      	ldr	r2, [r7, #12]
 8008e7c:	4613      	mov	r3, r2
 8008e7e:	009b      	lsls	r3, r3, #2
 8008e80:	4413      	add	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	440b      	add	r3, r1
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d0e3      	beq.n	8008e54 <vTaskSwitchContext+0x24>
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	4413      	add	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4a15      	ldr	r2, [pc, #84]	@ (8008eec <vTaskSwitchContext+0xbc>)
 8008e98:	4413      	add	r3, r2
 8008e9a:	60bb      	str	r3, [r7, #8]
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	685a      	ldr	r2, [r3, #4]
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	605a      	str	r2, [r3, #4]
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	685a      	ldr	r2, [r3, #4]
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	3308      	adds	r3, #8
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d104      	bne.n	8008ebc <vTaskSwitchContext+0x8c>
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	685a      	ldr	r2, [r3, #4]
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	605a      	str	r2, [r3, #4]
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	4a0b      	ldr	r2, [pc, #44]	@ (8008ef0 <vTaskSwitchContext+0xc0>)
 8008ec4:	6013      	str	r3, [r2, #0]
 8008ec6:	4a08      	ldr	r2, [pc, #32]	@ (8008ee8 <vTaskSwitchContext+0xb8>)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ecc:	4b08      	ldr	r3, [pc, #32]	@ (8008ef0 <vTaskSwitchContext+0xc0>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	3354      	adds	r3, #84	@ 0x54
 8008ed2:	4a08      	ldr	r2, [pc, #32]	@ (8008ef4 <vTaskSwitchContext+0xc4>)
 8008ed4:	6013      	str	r3, [r2, #0]
}
 8008ed6:	bf00      	nop
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bc80      	pop	{r7}
 8008ede:	4770      	bx	lr
 8008ee0:	20001980 	.word	0x20001980
 8008ee4:	2000196c 	.word	0x2000196c
 8008ee8:	20001960 	.word	0x20001960
 8008eec:	20001488 	.word	0x20001488
 8008ef0:	20001484 	.word	0x20001484
 8008ef4:	20000028 	.word	0x20000028

08008ef8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10b      	bne.n	8008f20 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0c:	f383 8811 	msr	BASEPRI, r3
 8008f10:	f3bf 8f6f 	isb	sy
 8008f14:	f3bf 8f4f 	dsb	sy
 8008f18:	60fb      	str	r3, [r7, #12]
}
 8008f1a:	bf00      	nop
 8008f1c:	bf00      	nop
 8008f1e:	e7fd      	b.n	8008f1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f20:	4b07      	ldr	r3, [pc, #28]	@ (8008f40 <vTaskPlaceOnEventList+0x48>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	3318      	adds	r3, #24
 8008f26:	4619      	mov	r1, r3
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f7fe fb0b 	bl	8007544 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f2e:	2101      	movs	r1, #1
 8008f30:	6838      	ldr	r0, [r7, #0]
 8008f32:	f000 fd89 	bl	8009a48 <prvAddCurrentTaskToDelayedList>
}
 8008f36:	bf00      	nop
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	20001484 	.word	0x20001484

08008f44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b086      	sub	sp, #24
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d10b      	bne.n	8008f6e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f5a:	f383 8811 	msr	BASEPRI, r3
 8008f5e:	f3bf 8f6f 	isb	sy
 8008f62:	f3bf 8f4f 	dsb	sy
 8008f66:	617b      	str	r3, [r7, #20]
}
 8008f68:	bf00      	nop
 8008f6a:	bf00      	nop
 8008f6c:	e7fd      	b.n	8008f6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008f98 <vTaskPlaceOnEventListRestricted+0x54>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	3318      	adds	r3, #24
 8008f74:	4619      	mov	r1, r3
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f7fe fac1 	bl	80074fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d002      	beq.n	8008f88 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008f82:	f04f 33ff 	mov.w	r3, #4294967295
 8008f86:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008f88:	6879      	ldr	r1, [r7, #4]
 8008f8a:	68b8      	ldr	r0, [r7, #8]
 8008f8c:	f000 fd5c 	bl	8009a48 <prvAddCurrentTaskToDelayedList>
	}
 8008f90:	bf00      	nop
 8008f92:	3718      	adds	r7, #24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20001484 	.word	0x20001484

08008f9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b086      	sub	sp, #24
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d10b      	bne.n	8008fca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb6:	f383 8811 	msr	BASEPRI, r3
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	60fb      	str	r3, [r7, #12]
}
 8008fc4:	bf00      	nop
 8008fc6:	bf00      	nop
 8008fc8:	e7fd      	b.n	8008fc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	3318      	adds	r3, #24
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f7fe faf0 	bl	80075b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800904c <xTaskRemoveFromEventList+0xb0>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d11d      	bne.n	8009018 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	3304      	adds	r3, #4
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7fe fae7 	bl	80075b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fea:	4b19      	ldr	r3, [pc, #100]	@ (8009050 <xTaskRemoveFromEventList+0xb4>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d903      	bls.n	8008ffa <xTaskRemoveFromEventList+0x5e>
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff6:	4a16      	ldr	r2, [pc, #88]	@ (8009050 <xTaskRemoveFromEventList+0xb4>)
 8008ff8:	6013      	str	r3, [r2, #0]
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ffe:	4613      	mov	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	4413      	add	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4a13      	ldr	r2, [pc, #76]	@ (8009054 <xTaskRemoveFromEventList+0xb8>)
 8009008:	441a      	add	r2, r3
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	3304      	adds	r3, #4
 800900e:	4619      	mov	r1, r3
 8009010:	4610      	mov	r0, r2
 8009012:	f7fe fa74 	bl	80074fe <vListInsertEnd>
 8009016:	e005      	b.n	8009024 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	3318      	adds	r3, #24
 800901c:	4619      	mov	r1, r3
 800901e:	480e      	ldr	r0, [pc, #56]	@ (8009058 <xTaskRemoveFromEventList+0xbc>)
 8009020:	f7fe fa6d 	bl	80074fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009028:	4b0c      	ldr	r3, [pc, #48]	@ (800905c <xTaskRemoveFromEventList+0xc0>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902e:	429a      	cmp	r2, r3
 8009030:	d905      	bls.n	800903e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009032:	2301      	movs	r3, #1
 8009034:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009036:	4b0a      	ldr	r3, [pc, #40]	@ (8009060 <xTaskRemoveFromEventList+0xc4>)
 8009038:	2201      	movs	r2, #1
 800903a:	601a      	str	r2, [r3, #0]
 800903c:	e001      	b.n	8009042 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800903e:	2300      	movs	r3, #0
 8009040:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009042:	697b      	ldr	r3, [r7, #20]
}
 8009044:	4618      	mov	r0, r3
 8009046:	3718      	adds	r7, #24
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}
 800904c:	20001980 	.word	0x20001980
 8009050:	20001960 	.word	0x20001960
 8009054:	20001488 	.word	0x20001488
 8009058:	20001918 	.word	0x20001918
 800905c:	20001484 	.word	0x20001484
 8009060:	2000196c 	.word	0x2000196c

08009064 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800906c:	4b06      	ldr	r3, [pc, #24]	@ (8009088 <vTaskInternalSetTimeOutState+0x24>)
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009074:	4b05      	ldr	r3, [pc, #20]	@ (800908c <vTaskInternalSetTimeOutState+0x28>)
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	605a      	str	r2, [r3, #4]
}
 800907c:	bf00      	nop
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	bc80      	pop	{r7}
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	20001970 	.word	0x20001970
 800908c:	2000195c 	.word	0x2000195c

08009090 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b088      	sub	sp, #32
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10b      	bne.n	80090b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80090a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	613b      	str	r3, [r7, #16]
}
 80090b2:	bf00      	nop
 80090b4:	bf00      	nop
 80090b6:	e7fd      	b.n	80090b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10b      	bne.n	80090d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	60fb      	str	r3, [r7, #12]
}
 80090d0:	bf00      	nop
 80090d2:	bf00      	nop
 80090d4:	e7fd      	b.n	80090d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80090d6:	f001 f9b1 	bl	800a43c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80090da:	4b1d      	ldr	r3, [pc, #116]	@ (8009150 <xTaskCheckForTimeOut+0xc0>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	69ba      	ldr	r2, [r7, #24]
 80090e6:	1ad3      	subs	r3, r2, r3
 80090e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f2:	d102      	bne.n	80090fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80090f4:	2300      	movs	r3, #0
 80090f6:	61fb      	str	r3, [r7, #28]
 80090f8:	e023      	b.n	8009142 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681a      	ldr	r2, [r3, #0]
 80090fe:	4b15      	ldr	r3, [pc, #84]	@ (8009154 <xTaskCheckForTimeOut+0xc4>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	429a      	cmp	r2, r3
 8009104:	d007      	beq.n	8009116 <xTaskCheckForTimeOut+0x86>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	69ba      	ldr	r2, [r7, #24]
 800910c:	429a      	cmp	r2, r3
 800910e:	d302      	bcc.n	8009116 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009110:	2301      	movs	r3, #1
 8009112:	61fb      	str	r3, [r7, #28]
 8009114:	e015      	b.n	8009142 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	697a      	ldr	r2, [r7, #20]
 800911c:	429a      	cmp	r2, r3
 800911e:	d20b      	bcs.n	8009138 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	1ad2      	subs	r2, r2, r3
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f7ff ff99 	bl	8009064 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009132:	2300      	movs	r3, #0
 8009134:	61fb      	str	r3, [r7, #28]
 8009136:	e004      	b.n	8009142 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	2200      	movs	r2, #0
 800913c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800913e:	2301      	movs	r3, #1
 8009140:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009142:	f001 f9ab 	bl	800a49c <vPortExitCritical>

	return xReturn;
 8009146:	69fb      	ldr	r3, [r7, #28]
}
 8009148:	4618      	mov	r0, r3
 800914a:	3720      	adds	r7, #32
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}
 8009150:	2000195c 	.word	0x2000195c
 8009154:	20001970 	.word	0x20001970

08009158 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009158:	b480      	push	{r7}
 800915a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800915c:	4b03      	ldr	r3, [pc, #12]	@ (800916c <vTaskMissedYield+0x14>)
 800915e:	2201      	movs	r2, #1
 8009160:	601a      	str	r2, [r3, #0]
}
 8009162:	bf00      	nop
 8009164:	46bd      	mov	sp, r7
 8009166:	bc80      	pop	{r7}
 8009168:	4770      	bx	lr
 800916a:	bf00      	nop
 800916c:	2000196c 	.word	0x2000196c

08009170 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009178:	f000 f852 	bl	8009220 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800917c:	4b06      	ldr	r3, [pc, #24]	@ (8009198 <prvIdleTask+0x28>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b01      	cmp	r3, #1
 8009182:	d9f9      	bls.n	8009178 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009184:	4b05      	ldr	r3, [pc, #20]	@ (800919c <prvIdleTask+0x2c>)
 8009186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800918a:	601a      	str	r2, [r3, #0]
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009194:	e7f0      	b.n	8009178 <prvIdleTask+0x8>
 8009196:	bf00      	nop
 8009198:	20001488 	.word	0x20001488
 800919c:	e000ed04 	.word	0xe000ed04

080091a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091a6:	2300      	movs	r3, #0
 80091a8:	607b      	str	r3, [r7, #4]
 80091aa:	e00c      	b.n	80091c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4413      	add	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	4a12      	ldr	r2, [pc, #72]	@ (8009200 <prvInitialiseTaskLists+0x60>)
 80091b8:	4413      	add	r3, r2
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7fe f974 	bl	80074a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	3301      	adds	r3, #1
 80091c4:	607b      	str	r3, [r7, #4]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2b37      	cmp	r3, #55	@ 0x37
 80091ca:	d9ef      	bls.n	80091ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80091cc:	480d      	ldr	r0, [pc, #52]	@ (8009204 <prvInitialiseTaskLists+0x64>)
 80091ce:	f7fe f96b 	bl	80074a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80091d2:	480d      	ldr	r0, [pc, #52]	@ (8009208 <prvInitialiseTaskLists+0x68>)
 80091d4:	f7fe f968 	bl	80074a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80091d8:	480c      	ldr	r0, [pc, #48]	@ (800920c <prvInitialiseTaskLists+0x6c>)
 80091da:	f7fe f965 	bl	80074a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80091de:	480c      	ldr	r0, [pc, #48]	@ (8009210 <prvInitialiseTaskLists+0x70>)
 80091e0:	f7fe f962 	bl	80074a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80091e4:	480b      	ldr	r0, [pc, #44]	@ (8009214 <prvInitialiseTaskLists+0x74>)
 80091e6:	f7fe f95f 	bl	80074a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80091ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009218 <prvInitialiseTaskLists+0x78>)
 80091ec:	4a05      	ldr	r2, [pc, #20]	@ (8009204 <prvInitialiseTaskLists+0x64>)
 80091ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80091f0:	4b0a      	ldr	r3, [pc, #40]	@ (800921c <prvInitialiseTaskLists+0x7c>)
 80091f2:	4a05      	ldr	r2, [pc, #20]	@ (8009208 <prvInitialiseTaskLists+0x68>)
 80091f4:	601a      	str	r2, [r3, #0]
}
 80091f6:	bf00      	nop
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	20001488 	.word	0x20001488
 8009204:	200018e8 	.word	0x200018e8
 8009208:	200018fc 	.word	0x200018fc
 800920c:	20001918 	.word	0x20001918
 8009210:	2000192c 	.word	0x2000192c
 8009214:	20001944 	.word	0x20001944
 8009218:	20001910 	.word	0x20001910
 800921c:	20001914 	.word	0x20001914

08009220 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009226:	e019      	b.n	800925c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009228:	f001 f908 	bl	800a43c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800922c:	4b10      	ldr	r3, [pc, #64]	@ (8009270 <prvCheckTasksWaitingTermination+0x50>)
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	3304      	adds	r3, #4
 8009238:	4618      	mov	r0, r3
 800923a:	f7fe f9bb 	bl	80075b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800923e:	4b0d      	ldr	r3, [pc, #52]	@ (8009274 <prvCheckTasksWaitingTermination+0x54>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3b01      	subs	r3, #1
 8009244:	4a0b      	ldr	r2, [pc, #44]	@ (8009274 <prvCheckTasksWaitingTermination+0x54>)
 8009246:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009248:	4b0b      	ldr	r3, [pc, #44]	@ (8009278 <prvCheckTasksWaitingTermination+0x58>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	3b01      	subs	r3, #1
 800924e:	4a0a      	ldr	r2, [pc, #40]	@ (8009278 <prvCheckTasksWaitingTermination+0x58>)
 8009250:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009252:	f001 f923 	bl	800a49c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 f810 	bl	800927c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800925c:	4b06      	ldr	r3, [pc, #24]	@ (8009278 <prvCheckTasksWaitingTermination+0x58>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d1e1      	bne.n	8009228 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop
 8009268:	3708      	adds	r7, #8
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	2000192c 	.word	0x2000192c
 8009274:	20001958 	.word	0x20001958
 8009278:	20001940 	.word	0x20001940

0800927c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	3354      	adds	r3, #84	@ 0x54
 8009288:	4618      	mov	r0, r3
 800928a:	f001 fbcd 	bl	800aa28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009294:	2b00      	cmp	r3, #0
 8009296:	d108      	bne.n	80092aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800929c:	4618      	mov	r0, r3
 800929e:	f001 fa9d 	bl	800a7dc <vPortFree>
				vPortFree( pxTCB );
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f001 fa9a 	bl	800a7dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80092a8:	e019      	b.n	80092de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d103      	bne.n	80092bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f001 fa91 	bl	800a7dc <vPortFree>
	}
 80092ba:	e010      	b.n	80092de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d00b      	beq.n	80092de <prvDeleteTCB+0x62>
	__asm volatile
 80092c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ca:	f383 8811 	msr	BASEPRI, r3
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f3bf 8f4f 	dsb	sy
 80092d6:	60fb      	str	r3, [r7, #12]
}
 80092d8:	bf00      	nop
 80092da:	bf00      	nop
 80092dc:	e7fd      	b.n	80092da <prvDeleteTCB+0x5e>
	}
 80092de:	bf00      	nop
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
	...

080092e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009320 <prvResetNextTaskUnblockTime+0x38>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d104      	bne.n	8009302 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80092f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009324 <prvResetNextTaskUnblockTime+0x3c>)
 80092fa:	f04f 32ff 	mov.w	r2, #4294967295
 80092fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009300:	e008      	b.n	8009314 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009302:	4b07      	ldr	r3, [pc, #28]	@ (8009320 <prvResetNextTaskUnblockTime+0x38>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	4a04      	ldr	r2, [pc, #16]	@ (8009324 <prvResetNextTaskUnblockTime+0x3c>)
 8009312:	6013      	str	r3, [r2, #0]
}
 8009314:	bf00      	nop
 8009316:	370c      	adds	r7, #12
 8009318:	46bd      	mov	sp, r7
 800931a:	bc80      	pop	{r7}
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20001910 	.word	0x20001910
 8009324:	20001978 	.word	0x20001978

08009328 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800932e:	4b04      	ldr	r3, [pc, #16]	@ (8009340 <xTaskGetCurrentTaskHandle+0x18>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009334:	687b      	ldr	r3, [r7, #4]
	}
 8009336:	4618      	mov	r0, r3
 8009338:	370c      	adds	r7, #12
 800933a:	46bd      	mov	sp, r7
 800933c:	bc80      	pop	{r7}
 800933e:	4770      	bx	lr
 8009340:	20001484 	.word	0x20001484

08009344 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800934a:	4b0b      	ldr	r3, [pc, #44]	@ (8009378 <xTaskGetSchedulerState+0x34>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d102      	bne.n	8009358 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009352:	2301      	movs	r3, #1
 8009354:	607b      	str	r3, [r7, #4]
 8009356:	e008      	b.n	800936a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009358:	4b08      	ldr	r3, [pc, #32]	@ (800937c <xTaskGetSchedulerState+0x38>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d102      	bne.n	8009366 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009360:	2302      	movs	r3, #2
 8009362:	607b      	str	r3, [r7, #4]
 8009364:	e001      	b.n	800936a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009366:	2300      	movs	r3, #0
 8009368:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800936a:	687b      	ldr	r3, [r7, #4]
	}
 800936c:	4618      	mov	r0, r3
 800936e:	370c      	adds	r7, #12
 8009370:	46bd      	mov	sp, r7
 8009372:	bc80      	pop	{r7}
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop
 8009378:	20001964 	.word	0x20001964
 800937c:	20001980 	.word	0x20001980

08009380 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800938c:	2300      	movs	r3, #0
 800938e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d051      	beq.n	800943a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800939a:	4b2a      	ldr	r3, [pc, #168]	@ (8009444 <xTaskPriorityInherit+0xc4>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d241      	bcs.n	8009428 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	699b      	ldr	r3, [r3, #24]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	db06      	blt.n	80093ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093ac:	4b25      	ldr	r3, [pc, #148]	@ (8009444 <xTaskPriorityInherit+0xc4>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	6959      	ldr	r1, [r3, #20]
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093c2:	4613      	mov	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	4413      	add	r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	4a1f      	ldr	r2, [pc, #124]	@ (8009448 <xTaskPriorityInherit+0xc8>)
 80093cc:	4413      	add	r3, r2
 80093ce:	4299      	cmp	r1, r3
 80093d0:	d122      	bne.n	8009418 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	3304      	adds	r3, #4
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fe f8ec 	bl	80075b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80093dc:	4b19      	ldr	r3, [pc, #100]	@ (8009444 <xTaskPriorityInherit+0xc4>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093ea:	4b18      	ldr	r3, [pc, #96]	@ (800944c <xTaskPriorityInherit+0xcc>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d903      	bls.n	80093fa <xTaskPriorityInherit+0x7a>
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f6:	4a15      	ldr	r2, [pc, #84]	@ (800944c <xTaskPriorityInherit+0xcc>)
 80093f8:	6013      	str	r3, [r2, #0]
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093fe:	4613      	mov	r3, r2
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	4413      	add	r3, r2
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4a10      	ldr	r2, [pc, #64]	@ (8009448 <xTaskPriorityInherit+0xc8>)
 8009408:	441a      	add	r2, r3
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	3304      	adds	r3, #4
 800940e:	4619      	mov	r1, r3
 8009410:	4610      	mov	r0, r2
 8009412:	f7fe f874 	bl	80074fe <vListInsertEnd>
 8009416:	e004      	b.n	8009422 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009418:	4b0a      	ldr	r3, [pc, #40]	@ (8009444 <xTaskPriorityInherit+0xc4>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009422:	2301      	movs	r3, #1
 8009424:	60fb      	str	r3, [r7, #12]
 8009426:	e008      	b.n	800943a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800942c:	4b05      	ldr	r3, [pc, #20]	@ (8009444 <xTaskPriorityInherit+0xc4>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009432:	429a      	cmp	r2, r3
 8009434:	d201      	bcs.n	800943a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009436:	2301      	movs	r3, #1
 8009438:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800943a:	68fb      	ldr	r3, [r7, #12]
	}
 800943c:	4618      	mov	r0, r3
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}
 8009444:	20001484 	.word	0x20001484
 8009448:	20001488 	.word	0x20001488
 800944c:	20001960 	.word	0x20001960

08009450 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009450:	b580      	push	{r7, lr}
 8009452:	b086      	sub	sp, #24
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800945c:	2300      	movs	r3, #0
 800945e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d058      	beq.n	8009518 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009466:	4b2f      	ldr	r3, [pc, #188]	@ (8009524 <xTaskPriorityDisinherit+0xd4>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	429a      	cmp	r2, r3
 800946e:	d00b      	beq.n	8009488 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009474:	f383 8811 	msr	BASEPRI, r3
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	60fb      	str	r3, [r7, #12]
}
 8009482:	bf00      	nop
 8009484:	bf00      	nop
 8009486:	e7fd      	b.n	8009484 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10b      	bne.n	80094a8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	60bb      	str	r3, [r7, #8]
}
 80094a2:	bf00      	nop
 80094a4:	bf00      	nop
 80094a6:	e7fd      	b.n	80094a4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094ac:	1e5a      	subs	r2, r3, #1
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d02c      	beq.n	8009518 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d128      	bne.n	8009518 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	3304      	adds	r3, #4
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7fe f872 	bl	80075b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094e8:	4b0f      	ldr	r3, [pc, #60]	@ (8009528 <xTaskPriorityDisinherit+0xd8>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d903      	bls.n	80094f8 <xTaskPriorityDisinherit+0xa8>
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094f4:	4a0c      	ldr	r2, [pc, #48]	@ (8009528 <xTaskPriorityDisinherit+0xd8>)
 80094f6:	6013      	str	r3, [r2, #0]
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094fc:	4613      	mov	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	4a09      	ldr	r2, [pc, #36]	@ (800952c <xTaskPriorityDisinherit+0xdc>)
 8009506:	441a      	add	r2, r3
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	3304      	adds	r3, #4
 800950c:	4619      	mov	r1, r3
 800950e:	4610      	mov	r0, r2
 8009510:	f7fd fff5 	bl	80074fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009514:	2301      	movs	r3, #1
 8009516:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009518:	697b      	ldr	r3, [r7, #20]
	}
 800951a:	4618      	mov	r0, r3
 800951c:	3718      	adds	r7, #24
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	20001484 	.word	0x20001484
 8009528:	20001960 	.word	0x20001960
 800952c:	20001488 	.word	0x20001488

08009530 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009530:	b580      	push	{r7, lr}
 8009532:	b088      	sub	sp, #32
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800953e:	2301      	movs	r3, #1
 8009540:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d06c      	beq.n	8009622 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10b      	bne.n	8009568 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009554:	f383 8811 	msr	BASEPRI, r3
 8009558:	f3bf 8f6f 	isb	sy
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	60fb      	str	r3, [r7, #12]
}
 8009562:	bf00      	nop
 8009564:	bf00      	nop
 8009566:	e7fd      	b.n	8009564 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800956c:	683a      	ldr	r2, [r7, #0]
 800956e:	429a      	cmp	r2, r3
 8009570:	d902      	bls.n	8009578 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	61fb      	str	r3, [r7, #28]
 8009576:	e002      	b.n	800957e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800957c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009582:	69fa      	ldr	r2, [r7, #28]
 8009584:	429a      	cmp	r2, r3
 8009586:	d04c      	beq.n	8009622 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800958c:	697a      	ldr	r2, [r7, #20]
 800958e:	429a      	cmp	r2, r3
 8009590:	d147      	bne.n	8009622 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009592:	4b26      	ldr	r3, [pc, #152]	@ (800962c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	69ba      	ldr	r2, [r7, #24]
 8009598:	429a      	cmp	r2, r3
 800959a:	d10b      	bne.n	80095b4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800959c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a0:	f383 8811 	msr	BASEPRI, r3
 80095a4:	f3bf 8f6f 	isb	sy
 80095a8:	f3bf 8f4f 	dsb	sy
 80095ac:	60bb      	str	r3, [r7, #8]
}
 80095ae:	bf00      	nop
 80095b0:	bf00      	nop
 80095b2:	e7fd      	b.n	80095b0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	69fa      	ldr	r2, [r7, #28]
 80095be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	db04      	blt.n	80095d2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	6959      	ldr	r1, [r3, #20]
 80095d6:	693a      	ldr	r2, [r7, #16]
 80095d8:	4613      	mov	r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	4413      	add	r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	4a13      	ldr	r2, [pc, #76]	@ (8009630 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80095e2:	4413      	add	r3, r2
 80095e4:	4299      	cmp	r1, r3
 80095e6:	d11c      	bne.n	8009622 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095e8:	69bb      	ldr	r3, [r7, #24]
 80095ea:	3304      	adds	r3, #4
 80095ec:	4618      	mov	r0, r3
 80095ee:	f7fd ffe1 	bl	80075b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095f6:	4b0f      	ldr	r3, [pc, #60]	@ (8009634 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d903      	bls.n	8009606 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009602:	4a0c      	ldr	r2, [pc, #48]	@ (8009634 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009604:	6013      	str	r3, [r2, #0]
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800960a:	4613      	mov	r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	4413      	add	r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	4a07      	ldr	r2, [pc, #28]	@ (8009630 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009614:	441a      	add	r2, r3
 8009616:	69bb      	ldr	r3, [r7, #24]
 8009618:	3304      	adds	r3, #4
 800961a:	4619      	mov	r1, r3
 800961c:	4610      	mov	r0, r2
 800961e:	f7fd ff6e 	bl	80074fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009622:	bf00      	nop
 8009624:	3720      	adds	r7, #32
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	20001484 	.word	0x20001484
 8009630:	20001488 	.word	0x20001488
 8009634:	20001960 	.word	0x20001960

08009638 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009638:	b480      	push	{r7}
 800963a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800963c:	4b07      	ldr	r3, [pc, #28]	@ (800965c <pvTaskIncrementMutexHeldCount+0x24>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d004      	beq.n	800964e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009644:	4b05      	ldr	r3, [pc, #20]	@ (800965c <pvTaskIncrementMutexHeldCount+0x24>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800964a:	3201      	adds	r2, #1
 800964c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800964e:	4b03      	ldr	r3, [pc, #12]	@ (800965c <pvTaskIncrementMutexHeldCount+0x24>)
 8009650:	681b      	ldr	r3, [r3, #0]
	}
 8009652:	4618      	mov	r0, r3
 8009654:	46bd      	mov	sp, r7
 8009656:	bc80      	pop	{r7}
 8009658:	4770      	bx	lr
 800965a:	bf00      	nop
 800965c:	20001484 	.word	0x20001484

08009660 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800966a:	f000 fee7 	bl	800a43c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800966e:	4b20      	ldr	r3, [pc, #128]	@ (80096f0 <ulTaskNotifyTake+0x90>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d113      	bne.n	80096a2 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800967a:	4b1d      	ldr	r3, [pc, #116]	@ (80096f0 <ulTaskNotifyTake+0x90>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00b      	beq.n	80096a2 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800968a:	2101      	movs	r1, #1
 800968c:	6838      	ldr	r0, [r7, #0]
 800968e:	f000 f9db 	bl	8009a48 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009692:	4b18      	ldr	r3, [pc, #96]	@ (80096f4 <ulTaskNotifyTake+0x94>)
 8009694:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009698:	601a      	str	r2, [r3, #0]
 800969a:	f3bf 8f4f 	dsb	sy
 800969e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80096a2:	f000 fefb 	bl	800a49c <vPortExitCritical>

		taskENTER_CRITICAL();
 80096a6:	f000 fec9 	bl	800a43c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80096aa:	4b11      	ldr	r3, [pc, #68]	@ (80096f0 <ulTaskNotifyTake+0x90>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80096b2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d00e      	beq.n	80096d8 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d005      	beq.n	80096cc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80096c0:	4b0b      	ldr	r3, [pc, #44]	@ (80096f0 <ulTaskNotifyTake+0x90>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80096ca:	e005      	b.n	80096d8 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80096cc:	4b08      	ldr	r3, [pc, #32]	@ (80096f0 <ulTaskNotifyTake+0x90>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	3a01      	subs	r2, #1
 80096d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80096d8:	4b05      	ldr	r3, [pc, #20]	@ (80096f0 <ulTaskNotifyTake+0x90>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80096e2:	f000 fedb 	bl	800a49c <vPortExitCritical>

		return ulReturn;
 80096e6:	68fb      	ldr	r3, [r7, #12]
	}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	20001484 	.word	0x20001484
 80096f4:	e000ed04 	.word	0xe000ed04

080096f8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b08a      	sub	sp, #40	@ 0x28
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	603b      	str	r3, [r7, #0]
 8009704:	4613      	mov	r3, r2
 8009706:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009708:	2301      	movs	r3, #1
 800970a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10b      	bne.n	800972a <xTaskGenericNotify+0x32>
	__asm volatile
 8009712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009716:	f383 8811 	msr	BASEPRI, r3
 800971a:	f3bf 8f6f 	isb	sy
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	61bb      	str	r3, [r7, #24]
}
 8009724:	bf00      	nop
 8009726:	bf00      	nop
 8009728:	e7fd      	b.n	8009726 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800972e:	f000 fe85 	bl	800a43c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d004      	beq.n	8009742 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009738:	6a3b      	ldr	r3, [r7, #32]
 800973a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009742:	6a3b      	ldr	r3, [r7, #32]
 8009744:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009748:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800974a:	6a3b      	ldr	r3, [r7, #32]
 800974c:	2202      	movs	r2, #2
 800974e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009752:	79fb      	ldrb	r3, [r7, #7]
 8009754:	2b04      	cmp	r3, #4
 8009756:	d82e      	bhi.n	80097b6 <xTaskGenericNotify+0xbe>
 8009758:	a201      	add	r2, pc, #4	@ (adr r2, 8009760 <xTaskGenericNotify+0x68>)
 800975a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800975e:	bf00      	nop
 8009760:	080097db 	.word	0x080097db
 8009764:	08009775 	.word	0x08009775
 8009768:	08009787 	.word	0x08009787
 800976c:	08009797 	.word	0x08009797
 8009770:	080097a1 	.word	0x080097a1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	431a      	orrs	r2, r3
 800977e:	6a3b      	ldr	r3, [r7, #32]
 8009780:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009784:	e02c      	b.n	80097e0 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009786:	6a3b      	ldr	r3, [r7, #32]
 8009788:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800978c:	1c5a      	adds	r2, r3, #1
 800978e:	6a3b      	ldr	r3, [r7, #32]
 8009790:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009794:	e024      	b.n	80097e0 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009796:	6a3b      	ldr	r3, [r7, #32]
 8009798:	68ba      	ldr	r2, [r7, #8]
 800979a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800979e:	e01f      	b.n	80097e0 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80097a0:	7ffb      	ldrb	r3, [r7, #31]
 80097a2:	2b02      	cmp	r3, #2
 80097a4:	d004      	beq.n	80097b0 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80097a6:	6a3b      	ldr	r3, [r7, #32]
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80097ae:	e017      	b.n	80097e0 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80097b0:	2300      	movs	r3, #0
 80097b2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80097b4:	e014      	b.n	80097e0 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80097b6:	6a3b      	ldr	r3, [r7, #32]
 80097b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80097bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c0:	d00d      	beq.n	80097de <xTaskGenericNotify+0xe6>
	__asm volatile
 80097c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c6:	f383 8811 	msr	BASEPRI, r3
 80097ca:	f3bf 8f6f 	isb	sy
 80097ce:	f3bf 8f4f 	dsb	sy
 80097d2:	617b      	str	r3, [r7, #20]
}
 80097d4:	bf00      	nop
 80097d6:	bf00      	nop
 80097d8:	e7fd      	b.n	80097d6 <xTaskGenericNotify+0xde>
					break;
 80097da:	bf00      	nop
 80097dc:	e000      	b.n	80097e0 <xTaskGenericNotify+0xe8>

					break;
 80097de:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80097e0:	7ffb      	ldrb	r3, [r7, #31]
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d13b      	bne.n	800985e <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097e6:	6a3b      	ldr	r3, [r7, #32]
 80097e8:	3304      	adds	r3, #4
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7fd fee2 	bl	80075b4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80097f0:	6a3b      	ldr	r3, [r7, #32]
 80097f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097f4:	4b1d      	ldr	r3, [pc, #116]	@ (800986c <xTaskGenericNotify+0x174>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d903      	bls.n	8009804 <xTaskGenericNotify+0x10c>
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009800:	4a1a      	ldr	r2, [pc, #104]	@ (800986c <xTaskGenericNotify+0x174>)
 8009802:	6013      	str	r3, [r2, #0]
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009808:	4613      	mov	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	4a17      	ldr	r2, [pc, #92]	@ (8009870 <xTaskGenericNotify+0x178>)
 8009812:	441a      	add	r2, r3
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	3304      	adds	r3, #4
 8009818:	4619      	mov	r1, r3
 800981a:	4610      	mov	r0, r2
 800981c:	f7fd fe6f 	bl	80074fe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009820:	6a3b      	ldr	r3, [r7, #32]
 8009822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00b      	beq.n	8009840 <xTaskGenericNotify+0x148>
	__asm volatile
 8009828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800982c:	f383 8811 	msr	BASEPRI, r3
 8009830:	f3bf 8f6f 	isb	sy
 8009834:	f3bf 8f4f 	dsb	sy
 8009838:	613b      	str	r3, [r7, #16]
}
 800983a:	bf00      	nop
 800983c:	bf00      	nop
 800983e:	e7fd      	b.n	800983c <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009840:	6a3b      	ldr	r3, [r7, #32]
 8009842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009844:	4b0b      	ldr	r3, [pc, #44]	@ (8009874 <xTaskGenericNotify+0x17c>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984a:	429a      	cmp	r2, r3
 800984c:	d907      	bls.n	800985e <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800984e:	4b0a      	ldr	r3, [pc, #40]	@ (8009878 <xTaskGenericNotify+0x180>)
 8009850:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009854:	601a      	str	r2, [r3, #0]
 8009856:	f3bf 8f4f 	dsb	sy
 800985a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800985e:	f000 fe1d 	bl	800a49c <vPortExitCritical>

		return xReturn;
 8009862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009864:	4618      	mov	r0, r3
 8009866:	3728      	adds	r7, #40	@ 0x28
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	20001960 	.word	0x20001960
 8009870:	20001488 	.word	0x20001488
 8009874:	20001484 	.word	0x20001484
 8009878:	e000ed04 	.word	0xe000ed04

0800987c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800987c:	b580      	push	{r7, lr}
 800987e:	b08e      	sub	sp, #56	@ 0x38
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	603b      	str	r3, [r7, #0]
 8009888:	4613      	mov	r3, r2
 800988a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800988c:	2301      	movs	r3, #1
 800988e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10b      	bne.n	80098ae <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80098a8:	bf00      	nop
 80098aa:	bf00      	nop
 80098ac:	e7fd      	b.n	80098aa <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098ae:	f000 fe87 	bl	800a5c0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80098b6:	f3ef 8211 	mrs	r2, BASEPRI
 80098ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098be:	f383 8811 	msr	BASEPRI, r3
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	f3bf 8f4f 	dsb	sy
 80098ca:	623a      	str	r2, [r7, #32]
 80098cc:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80098ce:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80098d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d004      	beq.n	80098e2 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80098d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80098e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80098e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80098ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ee:	2202      	movs	r2, #2
 80098f0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80098f4:	79fb      	ldrb	r3, [r7, #7]
 80098f6:	2b04      	cmp	r3, #4
 80098f8:	d82e      	bhi.n	8009958 <xTaskGenericNotifyFromISR+0xdc>
 80098fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009900 <xTaskGenericNotifyFromISR+0x84>)
 80098fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009900:	0800997d 	.word	0x0800997d
 8009904:	08009915 	.word	0x08009915
 8009908:	08009927 	.word	0x08009927
 800990c:	08009937 	.word	0x08009937
 8009910:	08009941 	.word	0x08009941
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009916:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	431a      	orrs	r2, r3
 800991e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009920:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009924:	e02d      	b.n	8009982 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009928:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800992c:	1c5a      	adds	r2, r3, #1
 800992e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009930:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009934:	e025      	b.n	8009982 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009938:	68ba      	ldr	r2, [r7, #8]
 800993a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800993e:	e020      	b.n	8009982 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009940:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009944:	2b02      	cmp	r3, #2
 8009946:	d004      	beq.n	8009952 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	68ba      	ldr	r2, [r7, #8]
 800994c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009950:	e017      	b.n	8009982 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8009952:	2300      	movs	r3, #0
 8009954:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009956:	e014      	b.n	8009982 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800995e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009962:	d00d      	beq.n	8009980 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8009964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009968:	f383 8811 	msr	BASEPRI, r3
 800996c:	f3bf 8f6f 	isb	sy
 8009970:	f3bf 8f4f 	dsb	sy
 8009974:	61bb      	str	r3, [r7, #24]
}
 8009976:	bf00      	nop
 8009978:	bf00      	nop
 800997a:	e7fd      	b.n	8009978 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800997c:	bf00      	nop
 800997e:	e000      	b.n	8009982 <xTaskGenericNotifyFromISR+0x106>
					break;
 8009980:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009982:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009986:	2b01      	cmp	r3, #1
 8009988:	d147      	bne.n	8009a1a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800998a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00b      	beq.n	80099aa <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8009992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009996:	f383 8811 	msr	BASEPRI, r3
 800999a:	f3bf 8f6f 	isb	sy
 800999e:	f3bf 8f4f 	dsb	sy
 80099a2:	617b      	str	r3, [r7, #20]
}
 80099a4:	bf00      	nop
 80099a6:	bf00      	nop
 80099a8:	e7fd      	b.n	80099a6 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099aa:	4b21      	ldr	r3, [pc, #132]	@ (8009a30 <xTaskGenericNotifyFromISR+0x1b4>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d11d      	bne.n	80099ee <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b4:	3304      	adds	r3, #4
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7fd fdfc 	bl	80075b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80099bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099c0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a34 <xTaskGenericNotifyFromISR+0x1b8>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d903      	bls.n	80099d0 <xTaskGenericNotifyFromISR+0x154>
 80099c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099cc:	4a19      	ldr	r2, [pc, #100]	@ (8009a34 <xTaskGenericNotifyFromISR+0x1b8>)
 80099ce:	6013      	str	r3, [r2, #0]
 80099d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d4:	4613      	mov	r3, r2
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	4413      	add	r3, r2
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	4a16      	ldr	r2, [pc, #88]	@ (8009a38 <xTaskGenericNotifyFromISR+0x1bc>)
 80099de:	441a      	add	r2, r3
 80099e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e2:	3304      	adds	r3, #4
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7fd fd89 	bl	80074fe <vListInsertEnd>
 80099ec:	e005      	b.n	80099fa <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80099ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f0:	3318      	adds	r3, #24
 80099f2:	4619      	mov	r1, r3
 80099f4:	4811      	ldr	r0, [pc, #68]	@ (8009a3c <xTaskGenericNotifyFromISR+0x1c0>)
 80099f6:	f7fd fd82 	bl	80074fe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80099fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099fe:	4b10      	ldr	r3, [pc, #64]	@ (8009a40 <xTaskGenericNotifyFromISR+0x1c4>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d908      	bls.n	8009a1a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009a08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a10:	2201      	movs	r2, #1
 8009a12:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009a14:	4b0b      	ldr	r3, [pc, #44]	@ (8009a44 <xTaskGenericNotifyFromISR+0x1c8>)
 8009a16:	2201      	movs	r2, #1
 8009a18:	601a      	str	r2, [r3, #0]
 8009a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a1c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	f383 8811 	msr	BASEPRI, r3
}
 8009a24:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3738      	adds	r7, #56	@ 0x38
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	20001980 	.word	0x20001980
 8009a34:	20001960 	.word	0x20001960
 8009a38:	20001488 	.word	0x20001488
 8009a3c:	20001918 	.word	0x20001918
 8009a40:	20001484 	.word	0x20001484
 8009a44:	2000196c 	.word	0x2000196c

08009a48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009a52:	4b21      	ldr	r3, [pc, #132]	@ (8009ad8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a58:	4b20      	ldr	r3, [pc, #128]	@ (8009adc <prvAddCurrentTaskToDelayedList+0x94>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3304      	adds	r3, #4
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7fd fda8 	bl	80075b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a6a:	d10a      	bne.n	8009a82 <prvAddCurrentTaskToDelayedList+0x3a>
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d007      	beq.n	8009a82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a72:	4b1a      	ldr	r3, [pc, #104]	@ (8009adc <prvAddCurrentTaskToDelayedList+0x94>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	3304      	adds	r3, #4
 8009a78:	4619      	mov	r1, r3
 8009a7a:	4819      	ldr	r0, [pc, #100]	@ (8009ae0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009a7c:	f7fd fd3f 	bl	80074fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a80:	e026      	b.n	8009ad0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a82:	68fa      	ldr	r2, [r7, #12]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	4413      	add	r3, r2
 8009a88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a8a:	4b14      	ldr	r3, [pc, #80]	@ (8009adc <prvAddCurrentTaskToDelayedList+0x94>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	68ba      	ldr	r2, [r7, #8]
 8009a90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d209      	bcs.n	8009aae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a9a:	4b12      	ldr	r3, [pc, #72]	@ (8009ae4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8009adc <prvAddCurrentTaskToDelayedList+0x94>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	3304      	adds	r3, #4
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	4610      	mov	r0, r2
 8009aa8:	f7fd fd4c 	bl	8007544 <vListInsert>
}
 8009aac:	e010      	b.n	8009ad0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009aae:	4b0e      	ldr	r3, [pc, #56]	@ (8009ae8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8009adc <prvAddCurrentTaskToDelayedList+0x94>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	4619      	mov	r1, r3
 8009aba:	4610      	mov	r0, r2
 8009abc:	f7fd fd42 	bl	8007544 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8009aec <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	68ba      	ldr	r2, [r7, #8]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d202      	bcs.n	8009ad0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009aca:	4a08      	ldr	r2, [pc, #32]	@ (8009aec <prvAddCurrentTaskToDelayedList+0xa4>)
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	6013      	str	r3, [r2, #0]
}
 8009ad0:	bf00      	nop
 8009ad2:	3710      	adds	r7, #16
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}
 8009ad8:	2000195c 	.word	0x2000195c
 8009adc:	20001484 	.word	0x20001484
 8009ae0:	20001944 	.word	0x20001944
 8009ae4:	20001914 	.word	0x20001914
 8009ae8:	20001910 	.word	0x20001910
 8009aec:	20001978 	.word	0x20001978

08009af0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b08a      	sub	sp, #40	@ 0x28
 8009af4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009af6:	2300      	movs	r3, #0
 8009af8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009afa:	f000 fb6f 	bl	800a1dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009afe:	4b1d      	ldr	r3, [pc, #116]	@ (8009b74 <xTimerCreateTimerTask+0x84>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d021      	beq.n	8009b4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009b06:	2300      	movs	r3, #0
 8009b08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009b0e:	1d3a      	adds	r2, r7, #4
 8009b10:	f107 0108 	add.w	r1, r7, #8
 8009b14:	f107 030c 	add.w	r3, r7, #12
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f7fd fcab 	bl	8007474 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009b1e:	6879      	ldr	r1, [r7, #4]
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	9202      	str	r2, [sp, #8]
 8009b26:	9301      	str	r3, [sp, #4]
 8009b28:	2302      	movs	r3, #2
 8009b2a:	9300      	str	r3, [sp, #0]
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	460a      	mov	r2, r1
 8009b30:	4911      	ldr	r1, [pc, #68]	@ (8009b78 <xTimerCreateTimerTask+0x88>)
 8009b32:	4812      	ldr	r0, [pc, #72]	@ (8009b7c <xTimerCreateTimerTask+0x8c>)
 8009b34:	f7fe fd92 	bl	800865c <xTaskCreateStatic>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	4a11      	ldr	r2, [pc, #68]	@ (8009b80 <xTimerCreateTimerTask+0x90>)
 8009b3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009b3e:	4b10      	ldr	r3, [pc, #64]	@ (8009b80 <xTimerCreateTimerTask+0x90>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009b46:	2301      	movs	r3, #1
 8009b48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d10b      	bne.n	8009b68 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b54:	f383 8811 	msr	BASEPRI, r3
 8009b58:	f3bf 8f6f 	isb	sy
 8009b5c:	f3bf 8f4f 	dsb	sy
 8009b60:	613b      	str	r3, [r7, #16]
}
 8009b62:	bf00      	nop
 8009b64:	bf00      	nop
 8009b66:	e7fd      	b.n	8009b64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009b68:	697b      	ldr	r3, [r7, #20]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3718      	adds	r7, #24
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	200019b4 	.word	0x200019b4
 8009b78:	0800ad2c 	.word	0x0800ad2c
 8009b7c:	08009d79 	.word	0x08009d79
 8009b80:	200019b8 	.word	0x200019b8

08009b84 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b088      	sub	sp, #32
 8009b88:	af02      	add	r7, sp, #8
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	607a      	str	r2, [r7, #4]
 8009b90:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009b92:	202c      	movs	r0, #44	@ 0x2c
 8009b94:	f000 fd54 	bl	800a640 <pvPortMalloc>
 8009b98:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d00d      	beq.n	8009bbc <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	9301      	str	r3, [sp, #4]
 8009bac:	6a3b      	ldr	r3, [r7, #32]
 8009bae:	9300      	str	r3, [sp, #0]
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	687a      	ldr	r2, [r7, #4]
 8009bb4:	68b9      	ldr	r1, [r7, #8]
 8009bb6:	68f8      	ldr	r0, [r7, #12]
 8009bb8:	f000 f805 	bl	8009bc6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009bbc:	697b      	ldr	r3, [r7, #20]
	}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3718      	adds	r7, #24
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}

08009bc6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b086      	sub	sp, #24
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	60f8      	str	r0, [r7, #12]
 8009bce:	60b9      	str	r1, [r7, #8]
 8009bd0:	607a      	str	r2, [r7, #4]
 8009bd2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d10b      	bne.n	8009bf2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bde:	f383 8811 	msr	BASEPRI, r3
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	f3bf 8f4f 	dsb	sy
 8009bea:	617b      	str	r3, [r7, #20]
}
 8009bec:	bf00      	nop
 8009bee:	bf00      	nop
 8009bf0:	e7fd      	b.n	8009bee <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d01e      	beq.n	8009c36 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009bf8:	f000 faf0 	bl	800a1dc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfe:	68fa      	ldr	r2, [r7, #12]
 8009c00:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c04:	68ba      	ldr	r2, [r7, #8]
 8009c06:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0a:	683a      	ldr	r2, [r7, #0]
 8009c0c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c10:	6a3a      	ldr	r2, [r7, #32]
 8009c12:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c16:	3304      	adds	r3, #4
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7fd fc64 	bl	80074e6 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d008      	beq.n	8009c36 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c2a:	f043 0304 	orr.w	r3, r3, #4
 8009c2e:	b2da      	uxtb	r2, r3
 8009c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009c36:	bf00      	nop
 8009c38:	3718      	adds	r7, #24
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
	...

08009c40 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b08a      	sub	sp, #40	@ 0x28
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	607a      	str	r2, [r7, #4]
 8009c4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d10b      	bne.n	8009c70 <xTimerGenericCommand+0x30>
	__asm volatile
 8009c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5c:	f383 8811 	msr	BASEPRI, r3
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	623b      	str	r3, [r7, #32]
}
 8009c6a:	bf00      	nop
 8009c6c:	bf00      	nop
 8009c6e:	e7fd      	b.n	8009c6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c70:	4b19      	ldr	r3, [pc, #100]	@ (8009cd8 <xTimerGenericCommand+0x98>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d02a      	beq.n	8009cce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	2b05      	cmp	r3, #5
 8009c88:	dc18      	bgt.n	8009cbc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009c8a:	f7ff fb5b 	bl	8009344 <xTaskGetSchedulerState>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b02      	cmp	r3, #2
 8009c92:	d109      	bne.n	8009ca8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009c94:	4b10      	ldr	r3, [pc, #64]	@ (8009cd8 <xTimerGenericCommand+0x98>)
 8009c96:	6818      	ldr	r0, [r3, #0]
 8009c98:	f107 0110 	add.w	r1, r7, #16
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ca0:	f7fd fe66 	bl	8007970 <xQueueGenericSend>
 8009ca4:	6278      	str	r0, [r7, #36]	@ 0x24
 8009ca6:	e012      	b.n	8009cce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8009cd8 <xTimerGenericCommand+0x98>)
 8009caa:	6818      	ldr	r0, [r3, #0]
 8009cac:	f107 0110 	add.w	r1, r7, #16
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	f7fd fe5c 	bl	8007970 <xQueueGenericSend>
 8009cb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8009cba:	e008      	b.n	8009cce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009cbc:	4b06      	ldr	r3, [pc, #24]	@ (8009cd8 <xTimerGenericCommand+0x98>)
 8009cbe:	6818      	ldr	r0, [r3, #0]
 8009cc0:	f107 0110 	add.w	r1, r7, #16
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	683a      	ldr	r2, [r7, #0]
 8009cc8:	f7fd ff54 	bl	8007b74 <xQueueGenericSendFromISR>
 8009ccc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3728      	adds	r7, #40	@ 0x28
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	200019b4 	.word	0x200019b4

08009cdc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b088      	sub	sp, #32
 8009ce0:	af02      	add	r7, sp, #8
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ce6:	4b23      	ldr	r3, [pc, #140]	@ (8009d74 <prvProcessExpiredTimer+0x98>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	68db      	ldr	r3, [r3, #12]
 8009cee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	3304      	adds	r3, #4
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f7fd fc5d 	bl	80075b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d00:	f003 0304 	and.w	r3, r3, #4
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d023      	beq.n	8009d50 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	699a      	ldr	r2, [r3, #24]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	18d1      	adds	r1, r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	683a      	ldr	r2, [r7, #0]
 8009d14:	6978      	ldr	r0, [r7, #20]
 8009d16:	f000 f8d3 	bl	8009ec0 <prvInsertTimerInActiveList>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d020      	beq.n	8009d62 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d20:	2300      	movs	r3, #0
 8009d22:	9300      	str	r3, [sp, #0]
 8009d24:	2300      	movs	r3, #0
 8009d26:	687a      	ldr	r2, [r7, #4]
 8009d28:	2100      	movs	r1, #0
 8009d2a:	6978      	ldr	r0, [r7, #20]
 8009d2c:	f7ff ff88 	bl	8009c40 <xTimerGenericCommand>
 8009d30:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d114      	bne.n	8009d62 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d3c:	f383 8811 	msr	BASEPRI, r3
 8009d40:	f3bf 8f6f 	isb	sy
 8009d44:	f3bf 8f4f 	dsb	sy
 8009d48:	60fb      	str	r3, [r7, #12]
}
 8009d4a:	bf00      	nop
 8009d4c:	bf00      	nop
 8009d4e:	e7fd      	b.n	8009d4c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d56:	f023 0301 	bic.w	r3, r3, #1
 8009d5a:	b2da      	uxtb	r2, r3
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	6a1b      	ldr	r3, [r3, #32]
 8009d66:	6978      	ldr	r0, [r7, #20]
 8009d68:	4798      	blx	r3
}
 8009d6a:	bf00      	nop
 8009d6c:	3718      	adds	r7, #24
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	200019ac 	.word	0x200019ac

08009d78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b084      	sub	sp, #16
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d80:	f107 0308 	add.w	r3, r7, #8
 8009d84:	4618      	mov	r0, r3
 8009d86:	f000 f859 	bl	8009e3c <prvGetNextExpireTime>
 8009d8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	4619      	mov	r1, r3
 8009d90:	68f8      	ldr	r0, [r7, #12]
 8009d92:	f000 f805 	bl	8009da0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009d96:	f000 f8d5 	bl	8009f44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d9a:	bf00      	nop
 8009d9c:	e7f0      	b.n	8009d80 <prvTimerTask+0x8>
	...

08009da0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009daa:	f7fe febb 	bl	8008b24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dae:	f107 0308 	add.w	r3, r7, #8
 8009db2:	4618      	mov	r0, r3
 8009db4:	f000 f864 	bl	8009e80 <prvSampleTimeNow>
 8009db8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d130      	bne.n	8009e22 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d10a      	bne.n	8009ddc <prvProcessTimerOrBlockTask+0x3c>
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d806      	bhi.n	8009ddc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009dce:	f7fe feb7 	bl	8008b40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009dd2:	68f9      	ldr	r1, [r7, #12]
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7ff ff81 	bl	8009cdc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009dda:	e024      	b.n	8009e26 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d008      	beq.n	8009df4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009de2:	4b13      	ldr	r3, [pc, #76]	@ (8009e30 <prvProcessTimerOrBlockTask+0x90>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d101      	bne.n	8009df0 <prvProcessTimerOrBlockTask+0x50>
 8009dec:	2301      	movs	r3, #1
 8009dee:	e000      	b.n	8009df2 <prvProcessTimerOrBlockTask+0x52>
 8009df0:	2300      	movs	r3, #0
 8009df2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009df4:	4b0f      	ldr	r3, [pc, #60]	@ (8009e34 <prvProcessTimerOrBlockTask+0x94>)
 8009df6:	6818      	ldr	r0, [r3, #0]
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	683a      	ldr	r2, [r7, #0]
 8009e00:	4619      	mov	r1, r3
 8009e02:	f7fe fbf7 	bl	80085f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e06:	f7fe fe9b 	bl	8008b40 <xTaskResumeAll>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d10a      	bne.n	8009e26 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e10:	4b09      	ldr	r3, [pc, #36]	@ (8009e38 <prvProcessTimerOrBlockTask+0x98>)
 8009e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e16:	601a      	str	r2, [r3, #0]
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	f3bf 8f6f 	isb	sy
}
 8009e20:	e001      	b.n	8009e26 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e22:	f7fe fe8d 	bl	8008b40 <xTaskResumeAll>
}
 8009e26:	bf00      	nop
 8009e28:	3710      	adds	r7, #16
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}
 8009e2e:	bf00      	nop
 8009e30:	200019b0 	.word	0x200019b0
 8009e34:	200019b4 	.word	0x200019b4
 8009e38:	e000ed04 	.word	0xe000ed04

08009e3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b085      	sub	sp, #20
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e44:	4b0d      	ldr	r3, [pc, #52]	@ (8009e7c <prvGetNextExpireTime+0x40>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d101      	bne.n	8009e52 <prvGetNextExpireTime+0x16>
 8009e4e:	2201      	movs	r2, #1
 8009e50:	e000      	b.n	8009e54 <prvGetNextExpireTime+0x18>
 8009e52:	2200      	movs	r2, #0
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d105      	bne.n	8009e6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e60:	4b06      	ldr	r3, [pc, #24]	@ (8009e7c <prvGetNextExpireTime+0x40>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	68db      	ldr	r3, [r3, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	60fb      	str	r3, [r7, #12]
 8009e6a:	e001      	b.n	8009e70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e70:	68fb      	ldr	r3, [r7, #12]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3714      	adds	r7, #20
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bc80      	pop	{r7}
 8009e7a:	4770      	bx	lr
 8009e7c:	200019ac 	.word	0x200019ac

08009e80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009e88:	f7fe fef8 	bl	8008c7c <xTaskGetTickCount>
 8009e8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8009ebc <prvSampleTimeNow+0x3c>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	68fa      	ldr	r2, [r7, #12]
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d205      	bcs.n	8009ea4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009e98:	f000 f93a 	bl	800a110 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	601a      	str	r2, [r3, #0]
 8009ea2:	e002      	b.n	8009eaa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009eaa:	4a04      	ldr	r2, [pc, #16]	@ (8009ebc <prvSampleTimeNow+0x3c>)
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	200019bc 	.word	0x200019bc

08009ec0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b086      	sub	sp, #24
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	607a      	str	r2, [r7, #4]
 8009ecc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d812      	bhi.n	8009f0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	1ad2      	subs	r2, r2, r3
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	699b      	ldr	r3, [r3, #24]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d302      	bcc.n	8009efa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	617b      	str	r3, [r7, #20]
 8009ef8:	e01b      	b.n	8009f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009efa:	4b10      	ldr	r3, [pc, #64]	@ (8009f3c <prvInsertTimerInActiveList+0x7c>)
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	3304      	adds	r3, #4
 8009f02:	4619      	mov	r1, r3
 8009f04:	4610      	mov	r0, r2
 8009f06:	f7fd fb1d 	bl	8007544 <vListInsert>
 8009f0a:	e012      	b.n	8009f32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d206      	bcs.n	8009f22 <prvInsertTimerInActiveList+0x62>
 8009f14:	68ba      	ldr	r2, [r7, #8]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d302      	bcc.n	8009f22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	e007      	b.n	8009f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f22:	4b07      	ldr	r3, [pc, #28]	@ (8009f40 <prvInsertTimerInActiveList+0x80>)
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	3304      	adds	r3, #4
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	4610      	mov	r0, r2
 8009f2e:	f7fd fb09 	bl	8007544 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f32:	697b      	ldr	r3, [r7, #20]
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3718      	adds	r7, #24
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	200019b0 	.word	0x200019b0
 8009f40:	200019ac 	.word	0x200019ac

08009f44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b08e      	sub	sp, #56	@ 0x38
 8009f48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f4a:	e0ce      	b.n	800a0ea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	da19      	bge.n	8009f86 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f52:	1d3b      	adds	r3, r7, #4
 8009f54:	3304      	adds	r3, #4
 8009f56:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d10b      	bne.n	8009f76 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f62:	f383 8811 	msr	BASEPRI, r3
 8009f66:	f3bf 8f6f 	isb	sy
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	61fb      	str	r3, [r7, #28]
}
 8009f70:	bf00      	nop
 8009f72:	bf00      	nop
 8009f74:	e7fd      	b.n	8009f72 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f7c:	6850      	ldr	r0, [r2, #4]
 8009f7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f80:	6892      	ldr	r2, [r2, #8]
 8009f82:	4611      	mov	r1, r2
 8009f84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f2c0 80ae 	blt.w	800a0ea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f94:	695b      	ldr	r3, [r3, #20]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d004      	beq.n	8009fa4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f9c:	3304      	adds	r3, #4
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fd fb08 	bl	80075b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fa4:	463b      	mov	r3, r7
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7ff ff6a 	bl	8009e80 <prvSampleTimeNow>
 8009fac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2b09      	cmp	r3, #9
 8009fb2:	f200 8097 	bhi.w	800a0e4 <prvProcessReceivedCommands+0x1a0>
 8009fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fbc <prvProcessReceivedCommands+0x78>)
 8009fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fbc:	08009fe5 	.word	0x08009fe5
 8009fc0:	08009fe5 	.word	0x08009fe5
 8009fc4:	08009fe5 	.word	0x08009fe5
 8009fc8:	0800a05b 	.word	0x0800a05b
 8009fcc:	0800a06f 	.word	0x0800a06f
 8009fd0:	0800a0bb 	.word	0x0800a0bb
 8009fd4:	08009fe5 	.word	0x08009fe5
 8009fd8:	08009fe5 	.word	0x08009fe5
 8009fdc:	0800a05b 	.word	0x0800a05b
 8009fe0:	0800a06f 	.word	0x0800a06f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fea:	f043 0301 	orr.w	r3, r3, #1
 8009fee:	b2da      	uxtb	r2, r3
 8009ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009ff6:	68ba      	ldr	r2, [r7, #8]
 8009ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ffa:	699b      	ldr	r3, [r3, #24]
 8009ffc:	18d1      	adds	r1, r2, r3
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a002:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a004:	f7ff ff5c 	bl	8009ec0 <prvInsertTimerInActiveList>
 800a008:	4603      	mov	r3, r0
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d06c      	beq.n	800a0e8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a010:	6a1b      	ldr	r3, [r3, #32]
 800a012:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a014:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a018:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a01c:	f003 0304 	and.w	r3, r3, #4
 800a020:	2b00      	cmp	r3, #0
 800a022:	d061      	beq.n	800a0e8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a024:	68ba      	ldr	r2, [r7, #8]
 800a026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a028:	699b      	ldr	r3, [r3, #24]
 800a02a:	441a      	add	r2, r3
 800a02c:	2300      	movs	r3, #0
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	2300      	movs	r3, #0
 800a032:	2100      	movs	r1, #0
 800a034:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a036:	f7ff fe03 	bl	8009c40 <xTimerGenericCommand>
 800a03a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a03c:	6a3b      	ldr	r3, [r7, #32]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d152      	bne.n	800a0e8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a046:	f383 8811 	msr	BASEPRI, r3
 800a04a:	f3bf 8f6f 	isb	sy
 800a04e:	f3bf 8f4f 	dsb	sy
 800a052:	61bb      	str	r3, [r7, #24]
}
 800a054:	bf00      	nop
 800a056:	bf00      	nop
 800a058:	e7fd      	b.n	800a056 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a05a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a05c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a060:	f023 0301 	bic.w	r3, r3, #1
 800a064:	b2da      	uxtb	r2, r3
 800a066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a068:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a06c:	e03d      	b.n	800a0ea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a070:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a074:	f043 0301 	orr.w	r3, r3, #1
 800a078:	b2da      	uxtb	r2, r3
 800a07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a07c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a080:	68ba      	ldr	r2, [r7, #8]
 800a082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a084:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a088:	699b      	ldr	r3, [r3, #24]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d10b      	bne.n	800a0a6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a092:	f383 8811 	msr	BASEPRI, r3
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	f3bf 8f4f 	dsb	sy
 800a09e:	617b      	str	r3, [r7, #20]
}
 800a0a0:	bf00      	nop
 800a0a2:	bf00      	nop
 800a0a4:	e7fd      	b.n	800a0a2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a8:	699a      	ldr	r2, [r3, #24]
 800a0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ac:	18d1      	adds	r1, r2, r3
 800a0ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0b4:	f7ff ff04 	bl	8009ec0 <prvInsertTimerInActiveList>
					break;
 800a0b8:	e017      	b.n	800a0ea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0c0:	f003 0302 	and.w	r3, r3, #2
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d103      	bne.n	800a0d0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a0c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0ca:	f000 fb87 	bl	800a7dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0ce:	e00c      	b.n	800a0ea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0d6:	f023 0301 	bic.w	r3, r3, #1
 800a0da:	b2da      	uxtb	r2, r3
 800a0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a0e2:	e002      	b.n	800a0ea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a0e4:	bf00      	nop
 800a0e6:	e000      	b.n	800a0ea <prvProcessReceivedCommands+0x1a6>
					break;
 800a0e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0ea:	4b08      	ldr	r3, [pc, #32]	@ (800a10c <prvProcessReceivedCommands+0x1c8>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	1d39      	adds	r1, r7, #4
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fd fe6c 	bl	8007dd0 <xQueueReceive>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f47f af26 	bne.w	8009f4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a100:	bf00      	nop
 800a102:	bf00      	nop
 800a104:	3730      	adds	r7, #48	@ 0x30
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	200019b4 	.word	0x200019b4

0800a110 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b088      	sub	sp, #32
 800a114:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a116:	e049      	b.n	800a1ac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a118:	4b2e      	ldr	r3, [pc, #184]	@ (800a1d4 <prvSwitchTimerLists+0xc4>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a122:	4b2c      	ldr	r3, [pc, #176]	@ (800a1d4 <prvSwitchTimerLists+0xc4>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	3304      	adds	r3, #4
 800a130:	4618      	mov	r0, r3
 800a132:	f7fd fa3f 	bl	80075b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	6a1b      	ldr	r3, [r3, #32]
 800a13a:	68f8      	ldr	r0, [r7, #12]
 800a13c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a144:	f003 0304 	and.w	r3, r3, #4
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d02f      	beq.n	800a1ac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	693a      	ldr	r2, [r7, #16]
 800a152:	4413      	add	r3, r2
 800a154:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d90e      	bls.n	800a17c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	68ba      	ldr	r2, [r7, #8]
 800a162:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	68fa      	ldr	r2, [r7, #12]
 800a168:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a16a:	4b1a      	ldr	r3, [pc, #104]	@ (800a1d4 <prvSwitchTimerLists+0xc4>)
 800a16c:	681a      	ldr	r2, [r3, #0]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	3304      	adds	r3, #4
 800a172:	4619      	mov	r1, r3
 800a174:	4610      	mov	r0, r2
 800a176:	f7fd f9e5 	bl	8007544 <vListInsert>
 800a17a:	e017      	b.n	800a1ac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a17c:	2300      	movs	r3, #0
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	2300      	movs	r3, #0
 800a182:	693a      	ldr	r2, [r7, #16]
 800a184:	2100      	movs	r1, #0
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	f7ff fd5a 	bl	8009c40 <xTimerGenericCommand>
 800a18c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d10b      	bne.n	800a1ac <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a198:	f383 8811 	msr	BASEPRI, r3
 800a19c:	f3bf 8f6f 	isb	sy
 800a1a0:	f3bf 8f4f 	dsb	sy
 800a1a4:	603b      	str	r3, [r7, #0]
}
 800a1a6:	bf00      	nop
 800a1a8:	bf00      	nop
 800a1aa:	e7fd      	b.n	800a1a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1ac:	4b09      	ldr	r3, [pc, #36]	@ (800a1d4 <prvSwitchTimerLists+0xc4>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d1b0      	bne.n	800a118 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a1b6:	4b07      	ldr	r3, [pc, #28]	@ (800a1d4 <prvSwitchTimerLists+0xc4>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1bc:	4b06      	ldr	r3, [pc, #24]	@ (800a1d8 <prvSwitchTimerLists+0xc8>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a04      	ldr	r2, [pc, #16]	@ (800a1d4 <prvSwitchTimerLists+0xc4>)
 800a1c2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1c4:	4a04      	ldr	r2, [pc, #16]	@ (800a1d8 <prvSwitchTimerLists+0xc8>)
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	6013      	str	r3, [r2, #0]
}
 800a1ca:	bf00      	nop
 800a1cc:	3718      	adds	r7, #24
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	200019ac 	.word	0x200019ac
 800a1d8:	200019b0 	.word	0x200019b0

0800a1dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b082      	sub	sp, #8
 800a1e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a1e2:	f000 f92b 	bl	800a43c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a1e6:	4b15      	ldr	r3, [pc, #84]	@ (800a23c <prvCheckForValidListAndQueue+0x60>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d120      	bne.n	800a230 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a1ee:	4814      	ldr	r0, [pc, #80]	@ (800a240 <prvCheckForValidListAndQueue+0x64>)
 800a1f0:	f7fd f95a 	bl	80074a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a1f4:	4813      	ldr	r0, [pc, #76]	@ (800a244 <prvCheckForValidListAndQueue+0x68>)
 800a1f6:	f7fd f957 	bl	80074a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a1fa:	4b13      	ldr	r3, [pc, #76]	@ (800a248 <prvCheckForValidListAndQueue+0x6c>)
 800a1fc:	4a10      	ldr	r2, [pc, #64]	@ (800a240 <prvCheckForValidListAndQueue+0x64>)
 800a1fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a200:	4b12      	ldr	r3, [pc, #72]	@ (800a24c <prvCheckForValidListAndQueue+0x70>)
 800a202:	4a10      	ldr	r2, [pc, #64]	@ (800a244 <prvCheckForValidListAndQueue+0x68>)
 800a204:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a206:	2300      	movs	r3, #0
 800a208:	9300      	str	r3, [sp, #0]
 800a20a:	4b11      	ldr	r3, [pc, #68]	@ (800a250 <prvCheckForValidListAndQueue+0x74>)
 800a20c:	4a11      	ldr	r2, [pc, #68]	@ (800a254 <prvCheckForValidListAndQueue+0x78>)
 800a20e:	2110      	movs	r1, #16
 800a210:	200a      	movs	r0, #10
 800a212:	f7fd fa63 	bl	80076dc <xQueueGenericCreateStatic>
 800a216:	4603      	mov	r3, r0
 800a218:	4a08      	ldr	r2, [pc, #32]	@ (800a23c <prvCheckForValidListAndQueue+0x60>)
 800a21a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a21c:	4b07      	ldr	r3, [pc, #28]	@ (800a23c <prvCheckForValidListAndQueue+0x60>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d005      	beq.n	800a230 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a224:	4b05      	ldr	r3, [pc, #20]	@ (800a23c <prvCheckForValidListAndQueue+0x60>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	490b      	ldr	r1, [pc, #44]	@ (800a258 <prvCheckForValidListAndQueue+0x7c>)
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7fe f990 	bl	8008550 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a230:	f000 f934 	bl	800a49c <vPortExitCritical>
}
 800a234:	bf00      	nop
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
 800a23a:	bf00      	nop
 800a23c:	200019b4 	.word	0x200019b4
 800a240:	20001984 	.word	0x20001984
 800a244:	20001998 	.word	0x20001998
 800a248:	200019ac 	.word	0x200019ac
 800a24c:	200019b0 	.word	0x200019b0
 800a250:	20001a60 	.word	0x20001a60
 800a254:	200019c0 	.word	0x200019c0
 800a258:	0800ad34 	.word	0x0800ad34

0800a25c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a25c:	b480      	push	{r7}
 800a25e:	b085      	sub	sp, #20
 800a260:	af00      	add	r7, sp, #0
 800a262:	60f8      	str	r0, [r7, #12]
 800a264:	60b9      	str	r1, [r7, #8]
 800a266:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	3b04      	subs	r3, #4
 800a26c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a274:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	3b04      	subs	r3, #4
 800a27a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	f023 0201 	bic.w	r2, r3, #1
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	3b04      	subs	r3, #4
 800a28a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a28c:	4a08      	ldr	r2, [pc, #32]	@ (800a2b0 <pxPortInitialiseStack+0x54>)
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	3b14      	subs	r3, #20
 800a296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	3b20      	subs	r3, #32
 800a2a2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3714      	adds	r7, #20
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bc80      	pop	{r7}
 800a2ae:	4770      	bx	lr
 800a2b0:	0800a2b5 	.word	0x0800a2b5

0800a2b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2be:	4b12      	ldr	r3, [pc, #72]	@ (800a308 <prvTaskExitError+0x54>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c6:	d00b      	beq.n	800a2e0 <prvTaskExitError+0x2c>
	__asm volatile
 800a2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2cc:	f383 8811 	msr	BASEPRI, r3
 800a2d0:	f3bf 8f6f 	isb	sy
 800a2d4:	f3bf 8f4f 	dsb	sy
 800a2d8:	60fb      	str	r3, [r7, #12]
}
 800a2da:	bf00      	nop
 800a2dc:	bf00      	nop
 800a2de:	e7fd      	b.n	800a2dc <prvTaskExitError+0x28>
	__asm volatile
 800a2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	60bb      	str	r3, [r7, #8]
}
 800a2f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a2f4:	bf00      	nop
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d0fc      	beq.n	800a2f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a2fc:	bf00      	nop
 800a2fe:	bf00      	nop
 800a300:	3714      	adds	r7, #20
 800a302:	46bd      	mov	sp, r7
 800a304:	bc80      	pop	{r7}
 800a306:	4770      	bx	lr
 800a308:	20000024 	.word	0x20000024
 800a30c:	00000000 	.word	0x00000000

0800a310 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a310:	4b07      	ldr	r3, [pc, #28]	@ (800a330 <pxCurrentTCBConst2>)
 800a312:	6819      	ldr	r1, [r3, #0]
 800a314:	6808      	ldr	r0, [r1, #0]
 800a316:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a31a:	f380 8809 	msr	PSP, r0
 800a31e:	f3bf 8f6f 	isb	sy
 800a322:	f04f 0000 	mov.w	r0, #0
 800a326:	f380 8811 	msr	BASEPRI, r0
 800a32a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a32e:	4770      	bx	lr

0800a330 <pxCurrentTCBConst2>:
 800a330:	20001484 	.word	0x20001484
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a334:	bf00      	nop
 800a336:	bf00      	nop

0800a338 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a338:	4806      	ldr	r0, [pc, #24]	@ (800a354 <prvPortStartFirstTask+0x1c>)
 800a33a:	6800      	ldr	r0, [r0, #0]
 800a33c:	6800      	ldr	r0, [r0, #0]
 800a33e:	f380 8808 	msr	MSP, r0
 800a342:	b662      	cpsie	i
 800a344:	b661      	cpsie	f
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	f3bf 8f6f 	isb	sy
 800a34e:	df00      	svc	0
 800a350:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a352:	bf00      	nop
 800a354:	e000ed08 	.word	0xe000ed08

0800a358 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b084      	sub	sp, #16
 800a35c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a35e:	4b32      	ldr	r3, [pc, #200]	@ (800a428 <xPortStartScheduler+0xd0>)
 800a360:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	781b      	ldrb	r3, [r3, #0]
 800a366:	b2db      	uxtb	r3, r3
 800a368:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	22ff      	movs	r2, #255	@ 0xff
 800a36e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	b2db      	uxtb	r3, r3
 800a376:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a378:	78fb      	ldrb	r3, [r7, #3]
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a380:	b2da      	uxtb	r2, r3
 800a382:	4b2a      	ldr	r3, [pc, #168]	@ (800a42c <xPortStartScheduler+0xd4>)
 800a384:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a386:	4b2a      	ldr	r3, [pc, #168]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a388:	2207      	movs	r2, #7
 800a38a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a38c:	e009      	b.n	800a3a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a38e:	4b28      	ldr	r3, [pc, #160]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	3b01      	subs	r3, #1
 800a394:	4a26      	ldr	r2, [pc, #152]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a396:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a398:	78fb      	ldrb	r3, [r7, #3]
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	005b      	lsls	r3, r3, #1
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3a2:	78fb      	ldrb	r3, [r7, #3]
 800a3a4:	b2db      	uxtb	r3, r3
 800a3a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3aa:	2b80      	cmp	r3, #128	@ 0x80
 800a3ac:	d0ef      	beq.n	800a38e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a3ae:	4b20      	ldr	r3, [pc, #128]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f1c3 0307 	rsb	r3, r3, #7
 800a3b6:	2b04      	cmp	r3, #4
 800a3b8:	d00b      	beq.n	800a3d2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a3ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3be:	f383 8811 	msr	BASEPRI, r3
 800a3c2:	f3bf 8f6f 	isb	sy
 800a3c6:	f3bf 8f4f 	dsb	sy
 800a3ca:	60bb      	str	r3, [r7, #8]
}
 800a3cc:	bf00      	nop
 800a3ce:	bf00      	nop
 800a3d0:	e7fd      	b.n	800a3ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a3d2:	4b17      	ldr	r3, [pc, #92]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	021b      	lsls	r3, r3, #8
 800a3d8:	4a15      	ldr	r2, [pc, #84]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a3da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a3dc:	4b14      	ldr	r3, [pc, #80]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a3e4:	4a12      	ldr	r2, [pc, #72]	@ (800a430 <xPortStartScheduler+0xd8>)
 800a3e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	b2da      	uxtb	r2, r3
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a3f0:	4b10      	ldr	r3, [pc, #64]	@ (800a434 <xPortStartScheduler+0xdc>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a0f      	ldr	r2, [pc, #60]	@ (800a434 <xPortStartScheduler+0xdc>)
 800a3f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a3fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a3fc:	4b0d      	ldr	r3, [pc, #52]	@ (800a434 <xPortStartScheduler+0xdc>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a0c      	ldr	r2, [pc, #48]	@ (800a434 <xPortStartScheduler+0xdc>)
 800a402:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a406:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a408:	f000 f8b8 	bl	800a57c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a40c:	4b0a      	ldr	r3, [pc, #40]	@ (800a438 <xPortStartScheduler+0xe0>)
 800a40e:	2200      	movs	r2, #0
 800a410:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a412:	f7ff ff91 	bl	800a338 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a416:	f7fe fd0b 	bl	8008e30 <vTaskSwitchContext>
	prvTaskExitError();
 800a41a:	f7ff ff4b 	bl	800a2b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3710      	adds	r7, #16
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	e000e400 	.word	0xe000e400
 800a42c:	20001ab0 	.word	0x20001ab0
 800a430:	20001ab4 	.word	0x20001ab4
 800a434:	e000ed20 	.word	0xe000ed20
 800a438:	20000024 	.word	0x20000024

0800a43c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
	__asm volatile
 800a442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	607b      	str	r3, [r7, #4]
}
 800a454:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a456:	4b0f      	ldr	r3, [pc, #60]	@ (800a494 <vPortEnterCritical+0x58>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3301      	adds	r3, #1
 800a45c:	4a0d      	ldr	r2, [pc, #52]	@ (800a494 <vPortEnterCritical+0x58>)
 800a45e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a460:	4b0c      	ldr	r3, [pc, #48]	@ (800a494 <vPortEnterCritical+0x58>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2b01      	cmp	r3, #1
 800a466:	d110      	bne.n	800a48a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a468:	4b0b      	ldr	r3, [pc, #44]	@ (800a498 <vPortEnterCritical+0x5c>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	b2db      	uxtb	r3, r3
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d00b      	beq.n	800a48a <vPortEnterCritical+0x4e>
	__asm volatile
 800a472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a476:	f383 8811 	msr	BASEPRI, r3
 800a47a:	f3bf 8f6f 	isb	sy
 800a47e:	f3bf 8f4f 	dsb	sy
 800a482:	603b      	str	r3, [r7, #0]
}
 800a484:	bf00      	nop
 800a486:	bf00      	nop
 800a488:	e7fd      	b.n	800a486 <vPortEnterCritical+0x4a>
	}
}
 800a48a:	bf00      	nop
 800a48c:	370c      	adds	r7, #12
 800a48e:	46bd      	mov	sp, r7
 800a490:	bc80      	pop	{r7}
 800a492:	4770      	bx	lr
 800a494:	20000024 	.word	0x20000024
 800a498:	e000ed04 	.word	0xe000ed04

0800a49c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a49c:	b480      	push	{r7}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a4a2:	4b12      	ldr	r3, [pc, #72]	@ (800a4ec <vPortExitCritical+0x50>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d10b      	bne.n	800a4c2 <vPortExitCritical+0x26>
	__asm volatile
 800a4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ae:	f383 8811 	msr	BASEPRI, r3
 800a4b2:	f3bf 8f6f 	isb	sy
 800a4b6:	f3bf 8f4f 	dsb	sy
 800a4ba:	607b      	str	r3, [r7, #4]
}
 800a4bc:	bf00      	nop
 800a4be:	bf00      	nop
 800a4c0:	e7fd      	b.n	800a4be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a4c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4ec <vPortExitCritical+0x50>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	4a08      	ldr	r2, [pc, #32]	@ (800a4ec <vPortExitCritical+0x50>)
 800a4ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a4cc:	4b07      	ldr	r3, [pc, #28]	@ (800a4ec <vPortExitCritical+0x50>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d105      	bne.n	800a4e0 <vPortExitCritical+0x44>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	f383 8811 	msr	BASEPRI, r3
}
 800a4de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a4e0:	bf00      	nop
 800a4e2:	370c      	adds	r7, #12
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bc80      	pop	{r7}
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop
 800a4ec:	20000024 	.word	0x20000024

0800a4f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a4f0:	f3ef 8009 	mrs	r0, PSP
 800a4f4:	f3bf 8f6f 	isb	sy
 800a4f8:	4b0d      	ldr	r3, [pc, #52]	@ (800a530 <pxCurrentTCBConst>)
 800a4fa:	681a      	ldr	r2, [r3, #0]
 800a4fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a500:	6010      	str	r0, [r2, #0]
 800a502:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a506:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a50a:	f380 8811 	msr	BASEPRI, r0
 800a50e:	f7fe fc8f 	bl	8008e30 <vTaskSwitchContext>
 800a512:	f04f 0000 	mov.w	r0, #0
 800a516:	f380 8811 	msr	BASEPRI, r0
 800a51a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a51e:	6819      	ldr	r1, [r3, #0]
 800a520:	6808      	ldr	r0, [r1, #0]
 800a522:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a526:	f380 8809 	msr	PSP, r0
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	4770      	bx	lr

0800a530 <pxCurrentTCBConst>:
 800a530:	20001484 	.word	0x20001484
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop

0800a538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	607b      	str	r3, [r7, #4]
}
 800a550:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a552:	f7fe fbb3 	bl	8008cbc <xTaskIncrementTick>
 800a556:	4603      	mov	r3, r0
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d003      	beq.n	800a564 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a55c:	4b06      	ldr	r3, [pc, #24]	@ (800a578 <xPortSysTickHandler+0x40>)
 800a55e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a562:	601a      	str	r2, [r3, #0]
 800a564:	2300      	movs	r3, #0
 800a566:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	f383 8811 	msr	BASEPRI, r3
}
 800a56e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a570:	bf00      	nop
 800a572:	3708      	adds	r7, #8
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}
 800a578:	e000ed04 	.word	0xe000ed04

0800a57c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a57c:	b480      	push	{r7}
 800a57e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a580:	4b0a      	ldr	r3, [pc, #40]	@ (800a5ac <vPortSetupTimerInterrupt+0x30>)
 800a582:	2200      	movs	r2, #0
 800a584:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a586:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b0 <vPortSetupTimerInterrupt+0x34>)
 800a588:	2200      	movs	r2, #0
 800a58a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a58c:	4b09      	ldr	r3, [pc, #36]	@ (800a5b4 <vPortSetupTimerInterrupt+0x38>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4a09      	ldr	r2, [pc, #36]	@ (800a5b8 <vPortSetupTimerInterrupt+0x3c>)
 800a592:	fba2 2303 	umull	r2, r3, r2, r3
 800a596:	099b      	lsrs	r3, r3, #6
 800a598:	4a08      	ldr	r2, [pc, #32]	@ (800a5bc <vPortSetupTimerInterrupt+0x40>)
 800a59a:	3b01      	subs	r3, #1
 800a59c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a59e:	4b03      	ldr	r3, [pc, #12]	@ (800a5ac <vPortSetupTimerInterrupt+0x30>)
 800a5a0:	2207      	movs	r2, #7
 800a5a2:	601a      	str	r2, [r3, #0]
}
 800a5a4:	bf00      	nop
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bc80      	pop	{r7}
 800a5aa:	4770      	bx	lr
 800a5ac:	e000e010 	.word	0xe000e010
 800a5b0:	e000e018 	.word	0xe000e018
 800a5b4:	20000018 	.word	0x20000018
 800a5b8:	10624dd3 	.word	0x10624dd3
 800a5bc:	e000e014 	.word	0xe000e014

0800a5c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a5c6:	f3ef 8305 	mrs	r3, IPSR
 800a5ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2b0f      	cmp	r3, #15
 800a5d0:	d915      	bls.n	800a5fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a5d2:	4a17      	ldr	r2, [pc, #92]	@ (800a630 <vPortValidateInterruptPriority+0x70>)
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	4413      	add	r3, r2
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a5dc:	4b15      	ldr	r3, [pc, #84]	@ (800a634 <vPortValidateInterruptPriority+0x74>)
 800a5de:	781b      	ldrb	r3, [r3, #0]
 800a5e0:	7afa      	ldrb	r2, [r7, #11]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d20b      	bcs.n	800a5fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	607b      	str	r3, [r7, #4]
}
 800a5f8:	bf00      	nop
 800a5fa:	bf00      	nop
 800a5fc:	e7fd      	b.n	800a5fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a5fe:	4b0e      	ldr	r3, [pc, #56]	@ (800a638 <vPortValidateInterruptPriority+0x78>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a606:	4b0d      	ldr	r3, [pc, #52]	@ (800a63c <vPortValidateInterruptPriority+0x7c>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d90b      	bls.n	800a626 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	603b      	str	r3, [r7, #0]
}
 800a620:	bf00      	nop
 800a622:	bf00      	nop
 800a624:	e7fd      	b.n	800a622 <vPortValidateInterruptPriority+0x62>
	}
 800a626:	bf00      	nop
 800a628:	3714      	adds	r7, #20
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bc80      	pop	{r7}
 800a62e:	4770      	bx	lr
 800a630:	e000e3f0 	.word	0xe000e3f0
 800a634:	20001ab0 	.word	0x20001ab0
 800a638:	e000ed0c 	.word	0xe000ed0c
 800a63c:	20001ab4 	.word	0x20001ab4

0800a640 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b08a      	sub	sp, #40	@ 0x28
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a648:	2300      	movs	r3, #0
 800a64a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a64c:	f7fe fa6a 	bl	8008b24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a650:	4b5c      	ldr	r3, [pc, #368]	@ (800a7c4 <pvPortMalloc+0x184>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d101      	bne.n	800a65c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a658:	f000 f924 	bl	800a8a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a65c:	4b5a      	ldr	r3, [pc, #360]	@ (800a7c8 <pvPortMalloc+0x188>)
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	4013      	ands	r3, r2
 800a664:	2b00      	cmp	r3, #0
 800a666:	f040 8095 	bne.w	800a794 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d01e      	beq.n	800a6ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a670:	2208      	movs	r2, #8
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4413      	add	r3, r2
 800a676:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f003 0307 	and.w	r3, r3, #7
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d015      	beq.n	800a6ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f023 0307 	bic.w	r3, r3, #7
 800a688:	3308      	adds	r3, #8
 800a68a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f003 0307 	and.w	r3, r3, #7
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00b      	beq.n	800a6ae <pvPortMalloc+0x6e>
	__asm volatile
 800a696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69a:	f383 8811 	msr	BASEPRI, r3
 800a69e:	f3bf 8f6f 	isb	sy
 800a6a2:	f3bf 8f4f 	dsb	sy
 800a6a6:	617b      	str	r3, [r7, #20]
}
 800a6a8:	bf00      	nop
 800a6aa:	bf00      	nop
 800a6ac:	e7fd      	b.n	800a6aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d06f      	beq.n	800a794 <pvPortMalloc+0x154>
 800a6b4:	4b45      	ldr	r3, [pc, #276]	@ (800a7cc <pvPortMalloc+0x18c>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	687a      	ldr	r2, [r7, #4]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d86a      	bhi.n	800a794 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a6be:	4b44      	ldr	r3, [pc, #272]	@ (800a7d0 <pvPortMalloc+0x190>)
 800a6c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a6c2:	4b43      	ldr	r3, [pc, #268]	@ (800a7d0 <pvPortMalloc+0x190>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a6c8:	e004      	b.n	800a6d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	429a      	cmp	r2, r3
 800a6dc:	d903      	bls.n	800a6e6 <pvPortMalloc+0xa6>
 800a6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1f1      	bne.n	800a6ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a6e6:	4b37      	ldr	r3, [pc, #220]	@ (800a7c4 <pvPortMalloc+0x184>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d051      	beq.n	800a794 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a6f0:	6a3b      	ldr	r3, [r7, #32]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2208      	movs	r2, #8
 800a6f6:	4413      	add	r3, r2
 800a6f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fc:	681a      	ldr	r2, [r3, #0]
 800a6fe:	6a3b      	ldr	r3, [r7, #32]
 800a700:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a704:	685a      	ldr	r2, [r3, #4]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	1ad2      	subs	r2, r2, r3
 800a70a:	2308      	movs	r3, #8
 800a70c:	005b      	lsls	r3, r3, #1
 800a70e:	429a      	cmp	r2, r3
 800a710:	d920      	bls.n	800a754 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	4413      	add	r3, r2
 800a718:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a71a:	69bb      	ldr	r3, [r7, #24]
 800a71c:	f003 0307 	and.w	r3, r3, #7
 800a720:	2b00      	cmp	r3, #0
 800a722:	d00b      	beq.n	800a73c <pvPortMalloc+0xfc>
	__asm volatile
 800a724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a728:	f383 8811 	msr	BASEPRI, r3
 800a72c:	f3bf 8f6f 	isb	sy
 800a730:	f3bf 8f4f 	dsb	sy
 800a734:	613b      	str	r3, [r7, #16]
}
 800a736:	bf00      	nop
 800a738:	bf00      	nop
 800a73a:	e7fd      	b.n	800a738 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73e:	685a      	ldr	r2, [r3, #4]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	1ad2      	subs	r2, r2, r3
 800a744:	69bb      	ldr	r3, [r7, #24]
 800a746:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a74e:	69b8      	ldr	r0, [r7, #24]
 800a750:	f000 f90a 	bl	800a968 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a754:	4b1d      	ldr	r3, [pc, #116]	@ (800a7cc <pvPortMalloc+0x18c>)
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	1ad3      	subs	r3, r2, r3
 800a75e:	4a1b      	ldr	r2, [pc, #108]	@ (800a7cc <pvPortMalloc+0x18c>)
 800a760:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a762:	4b1a      	ldr	r3, [pc, #104]	@ (800a7cc <pvPortMalloc+0x18c>)
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	4b1b      	ldr	r3, [pc, #108]	@ (800a7d4 <pvPortMalloc+0x194>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d203      	bcs.n	800a776 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a76e:	4b17      	ldr	r3, [pc, #92]	@ (800a7cc <pvPortMalloc+0x18c>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a18      	ldr	r2, [pc, #96]	@ (800a7d4 <pvPortMalloc+0x194>)
 800a774:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a778:	685a      	ldr	r2, [r3, #4]
 800a77a:	4b13      	ldr	r3, [pc, #76]	@ (800a7c8 <pvPortMalloc+0x188>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	431a      	orrs	r2, r3
 800a780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a782:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a786:	2200      	movs	r2, #0
 800a788:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a78a:	4b13      	ldr	r3, [pc, #76]	@ (800a7d8 <pvPortMalloc+0x198>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	3301      	adds	r3, #1
 800a790:	4a11      	ldr	r2, [pc, #68]	@ (800a7d8 <pvPortMalloc+0x198>)
 800a792:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a794:	f7fe f9d4 	bl	8008b40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a798:	69fb      	ldr	r3, [r7, #28]
 800a79a:	f003 0307 	and.w	r3, r3, #7
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00b      	beq.n	800a7ba <pvPortMalloc+0x17a>
	__asm volatile
 800a7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a6:	f383 8811 	msr	BASEPRI, r3
 800a7aa:	f3bf 8f6f 	isb	sy
 800a7ae:	f3bf 8f4f 	dsb	sy
 800a7b2:	60fb      	str	r3, [r7, #12]
}
 800a7b4:	bf00      	nop
 800a7b6:	bf00      	nop
 800a7b8:	e7fd      	b.n	800a7b6 <pvPortMalloc+0x176>
	return pvReturn;
 800a7ba:	69fb      	ldr	r3, [r7, #28]
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3728      	adds	r7, #40	@ 0x28
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	200032c0 	.word	0x200032c0
 800a7c8:	200032d4 	.word	0x200032d4
 800a7cc:	200032c4 	.word	0x200032c4
 800a7d0:	200032b8 	.word	0x200032b8
 800a7d4:	200032c8 	.word	0x200032c8
 800a7d8:	200032cc 	.word	0x200032cc

0800a7dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b086      	sub	sp, #24
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d04f      	beq.n	800a88e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a7ee:	2308      	movs	r3, #8
 800a7f0:	425b      	negs	r3, r3
 800a7f2:	697a      	ldr	r2, [r7, #20]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	685a      	ldr	r2, [r3, #4]
 800a800:	4b25      	ldr	r3, [pc, #148]	@ (800a898 <vPortFree+0xbc>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4013      	ands	r3, r2
 800a806:	2b00      	cmp	r3, #0
 800a808:	d10b      	bne.n	800a822 <vPortFree+0x46>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	60fb      	str	r3, [r7, #12]
}
 800a81c:	bf00      	nop
 800a81e:	bf00      	nop
 800a820:	e7fd      	b.n	800a81e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d00b      	beq.n	800a842 <vPortFree+0x66>
	__asm volatile
 800a82a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a82e:	f383 8811 	msr	BASEPRI, r3
 800a832:	f3bf 8f6f 	isb	sy
 800a836:	f3bf 8f4f 	dsb	sy
 800a83a:	60bb      	str	r3, [r7, #8]
}
 800a83c:	bf00      	nop
 800a83e:	bf00      	nop
 800a840:	e7fd      	b.n	800a83e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	685a      	ldr	r2, [r3, #4]
 800a846:	4b14      	ldr	r3, [pc, #80]	@ (800a898 <vPortFree+0xbc>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4013      	ands	r3, r2
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d01e      	beq.n	800a88e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d11a      	bne.n	800a88e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	685a      	ldr	r2, [r3, #4]
 800a85c:	4b0e      	ldr	r3, [pc, #56]	@ (800a898 <vPortFree+0xbc>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	43db      	mvns	r3, r3
 800a862:	401a      	ands	r2, r3
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a868:	f7fe f95c 	bl	8008b24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	685a      	ldr	r2, [r3, #4]
 800a870:	4b0a      	ldr	r3, [pc, #40]	@ (800a89c <vPortFree+0xc0>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4413      	add	r3, r2
 800a876:	4a09      	ldr	r2, [pc, #36]	@ (800a89c <vPortFree+0xc0>)
 800a878:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a87a:	6938      	ldr	r0, [r7, #16]
 800a87c:	f000 f874 	bl	800a968 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a880:	4b07      	ldr	r3, [pc, #28]	@ (800a8a0 <vPortFree+0xc4>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	3301      	adds	r3, #1
 800a886:	4a06      	ldr	r2, [pc, #24]	@ (800a8a0 <vPortFree+0xc4>)
 800a888:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a88a:	f7fe f959 	bl	8008b40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a88e:	bf00      	nop
 800a890:	3718      	adds	r7, #24
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
 800a896:	bf00      	nop
 800a898:	200032d4 	.word	0x200032d4
 800a89c:	200032c4 	.word	0x200032c4
 800a8a0:	200032d0 	.word	0x200032d0

0800a8a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a8aa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a8ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a8b0:	4b27      	ldr	r3, [pc, #156]	@ (800a950 <prvHeapInit+0xac>)
 800a8b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f003 0307 	and.w	r3, r3, #7
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00c      	beq.n	800a8d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	3307      	adds	r3, #7
 800a8c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f023 0307 	bic.w	r3, r3, #7
 800a8ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	1ad3      	subs	r3, r2, r3
 800a8d2:	4a1f      	ldr	r2, [pc, #124]	@ (800a950 <prvHeapInit+0xac>)
 800a8d4:	4413      	add	r3, r2
 800a8d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a8dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a954 <prvHeapInit+0xb0>)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a8e2:	4b1c      	ldr	r3, [pc, #112]	@ (800a954 <prvHeapInit+0xb0>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	68ba      	ldr	r2, [r7, #8]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a8f0:	2208      	movs	r2, #8
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	1a9b      	subs	r3, r3, r2
 800a8f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f023 0307 	bic.w	r3, r3, #7
 800a8fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	4a15      	ldr	r2, [pc, #84]	@ (800a958 <prvHeapInit+0xb4>)
 800a904:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a906:	4b14      	ldr	r3, [pc, #80]	@ (800a958 <prvHeapInit+0xb4>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	2200      	movs	r2, #0
 800a90c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a90e:	4b12      	ldr	r3, [pc, #72]	@ (800a958 <prvHeapInit+0xb4>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2200      	movs	r2, #0
 800a914:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	68fa      	ldr	r2, [r7, #12]
 800a91e:	1ad2      	subs	r2, r2, r3
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a924:	4b0c      	ldr	r3, [pc, #48]	@ (800a958 <prvHeapInit+0xb4>)
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	4a0a      	ldr	r2, [pc, #40]	@ (800a95c <prvHeapInit+0xb8>)
 800a932:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	4a09      	ldr	r2, [pc, #36]	@ (800a960 <prvHeapInit+0xbc>)
 800a93a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a93c:	4b09      	ldr	r3, [pc, #36]	@ (800a964 <prvHeapInit+0xc0>)
 800a93e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a942:	601a      	str	r2, [r3, #0]
}
 800a944:	bf00      	nop
 800a946:	3714      	adds	r7, #20
 800a948:	46bd      	mov	sp, r7
 800a94a:	bc80      	pop	{r7}
 800a94c:	4770      	bx	lr
 800a94e:	bf00      	nop
 800a950:	20001ab8 	.word	0x20001ab8
 800a954:	200032b8 	.word	0x200032b8
 800a958:	200032c0 	.word	0x200032c0
 800a95c:	200032c8 	.word	0x200032c8
 800a960:	200032c4 	.word	0x200032c4
 800a964:	200032d4 	.word	0x200032d4

0800a968 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a970:	4b27      	ldr	r3, [pc, #156]	@ (800aa10 <prvInsertBlockIntoFreeList+0xa8>)
 800a972:	60fb      	str	r3, [r7, #12]
 800a974:	e002      	b.n	800a97c <prvInsertBlockIntoFreeList+0x14>
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	687a      	ldr	r2, [r7, #4]
 800a982:	429a      	cmp	r2, r3
 800a984:	d8f7      	bhi.n	800a976 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	68ba      	ldr	r2, [r7, #8]
 800a990:	4413      	add	r3, r2
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	429a      	cmp	r2, r3
 800a996:	d108      	bne.n	800a9aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	441a      	add	r2, r3
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	68ba      	ldr	r2, [r7, #8]
 800a9b4:	441a      	add	r2, r3
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d118      	bne.n	800a9f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681a      	ldr	r2, [r3, #0]
 800a9c2:	4b14      	ldr	r3, [pc, #80]	@ (800aa14 <prvInsertBlockIntoFreeList+0xac>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d00d      	beq.n	800a9e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	685a      	ldr	r2, [r3, #4]
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	441a      	add	r2, r3
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	681a      	ldr	r2, [r3, #0]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	601a      	str	r2, [r3, #0]
 800a9e4:	e008      	b.n	800a9f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a9e6:	4b0b      	ldr	r3, [pc, #44]	@ (800aa14 <prvInsertBlockIntoFreeList+0xac>)
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	601a      	str	r2, [r3, #0]
 800a9ee:	e003      	b.n	800a9f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d002      	beq.n	800aa06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	687a      	ldr	r2, [r7, #4]
 800aa04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa06:	bf00      	nop
 800aa08:	3714      	adds	r7, #20
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bc80      	pop	{r7}
 800aa0e:	4770      	bx	lr
 800aa10:	200032b8 	.word	0x200032b8
 800aa14:	200032c0 	.word	0x200032c0

0800aa18 <memset>:
 800aa18:	4603      	mov	r3, r0
 800aa1a:	4402      	add	r2, r0
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d100      	bne.n	800aa22 <memset+0xa>
 800aa20:	4770      	bx	lr
 800aa22:	f803 1b01 	strb.w	r1, [r3], #1
 800aa26:	e7f9      	b.n	800aa1c <memset+0x4>

0800aa28 <_reclaim_reent>:
 800aa28:	4b2d      	ldr	r3, [pc, #180]	@ (800aae0 <_reclaim_reent+0xb8>)
 800aa2a:	b570      	push	{r4, r5, r6, lr}
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4604      	mov	r4, r0
 800aa30:	4283      	cmp	r3, r0
 800aa32:	d053      	beq.n	800aadc <_reclaim_reent+0xb4>
 800aa34:	69c3      	ldr	r3, [r0, #28]
 800aa36:	b31b      	cbz	r3, 800aa80 <_reclaim_reent+0x58>
 800aa38:	68db      	ldr	r3, [r3, #12]
 800aa3a:	b163      	cbz	r3, 800aa56 <_reclaim_reent+0x2e>
 800aa3c:	2500      	movs	r5, #0
 800aa3e:	69e3      	ldr	r3, [r4, #28]
 800aa40:	68db      	ldr	r3, [r3, #12]
 800aa42:	5959      	ldr	r1, [r3, r5]
 800aa44:	b9b1      	cbnz	r1, 800aa74 <_reclaim_reent+0x4c>
 800aa46:	3504      	adds	r5, #4
 800aa48:	2d80      	cmp	r5, #128	@ 0x80
 800aa4a:	d1f8      	bne.n	800aa3e <_reclaim_reent+0x16>
 800aa4c:	69e3      	ldr	r3, [r4, #28]
 800aa4e:	4620      	mov	r0, r4
 800aa50:	68d9      	ldr	r1, [r3, #12]
 800aa52:	f000 f87b 	bl	800ab4c <_free_r>
 800aa56:	69e3      	ldr	r3, [r4, #28]
 800aa58:	6819      	ldr	r1, [r3, #0]
 800aa5a:	b111      	cbz	r1, 800aa62 <_reclaim_reent+0x3a>
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	f000 f875 	bl	800ab4c <_free_r>
 800aa62:	69e3      	ldr	r3, [r4, #28]
 800aa64:	689d      	ldr	r5, [r3, #8]
 800aa66:	b15d      	cbz	r5, 800aa80 <_reclaim_reent+0x58>
 800aa68:	4629      	mov	r1, r5
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	682d      	ldr	r5, [r5, #0]
 800aa6e:	f000 f86d 	bl	800ab4c <_free_r>
 800aa72:	e7f8      	b.n	800aa66 <_reclaim_reent+0x3e>
 800aa74:	680e      	ldr	r6, [r1, #0]
 800aa76:	4620      	mov	r0, r4
 800aa78:	f000 f868 	bl	800ab4c <_free_r>
 800aa7c:	4631      	mov	r1, r6
 800aa7e:	e7e1      	b.n	800aa44 <_reclaim_reent+0x1c>
 800aa80:	6961      	ldr	r1, [r4, #20]
 800aa82:	b111      	cbz	r1, 800aa8a <_reclaim_reent+0x62>
 800aa84:	4620      	mov	r0, r4
 800aa86:	f000 f861 	bl	800ab4c <_free_r>
 800aa8a:	69e1      	ldr	r1, [r4, #28]
 800aa8c:	b111      	cbz	r1, 800aa94 <_reclaim_reent+0x6c>
 800aa8e:	4620      	mov	r0, r4
 800aa90:	f000 f85c 	bl	800ab4c <_free_r>
 800aa94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aa96:	b111      	cbz	r1, 800aa9e <_reclaim_reent+0x76>
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f000 f857 	bl	800ab4c <_free_r>
 800aa9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aaa0:	b111      	cbz	r1, 800aaa8 <_reclaim_reent+0x80>
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	f000 f852 	bl	800ab4c <_free_r>
 800aaa8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aaaa:	b111      	cbz	r1, 800aab2 <_reclaim_reent+0x8a>
 800aaac:	4620      	mov	r0, r4
 800aaae:	f000 f84d 	bl	800ab4c <_free_r>
 800aab2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aab4:	b111      	cbz	r1, 800aabc <_reclaim_reent+0x94>
 800aab6:	4620      	mov	r0, r4
 800aab8:	f000 f848 	bl	800ab4c <_free_r>
 800aabc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800aabe:	b111      	cbz	r1, 800aac6 <_reclaim_reent+0x9e>
 800aac0:	4620      	mov	r0, r4
 800aac2:	f000 f843 	bl	800ab4c <_free_r>
 800aac6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aac8:	b111      	cbz	r1, 800aad0 <_reclaim_reent+0xa8>
 800aaca:	4620      	mov	r0, r4
 800aacc:	f000 f83e 	bl	800ab4c <_free_r>
 800aad0:	6a23      	ldr	r3, [r4, #32]
 800aad2:	b11b      	cbz	r3, 800aadc <_reclaim_reent+0xb4>
 800aad4:	4620      	mov	r0, r4
 800aad6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aada:	4718      	bx	r3
 800aadc:	bd70      	pop	{r4, r5, r6, pc}
 800aade:	bf00      	nop
 800aae0:	20000028 	.word	0x20000028

0800aae4 <__libc_init_array>:
 800aae4:	b570      	push	{r4, r5, r6, lr}
 800aae6:	2600      	movs	r6, #0
 800aae8:	4d0c      	ldr	r5, [pc, #48]	@ (800ab1c <__libc_init_array+0x38>)
 800aaea:	4c0d      	ldr	r4, [pc, #52]	@ (800ab20 <__libc_init_array+0x3c>)
 800aaec:	1b64      	subs	r4, r4, r5
 800aaee:	10a4      	asrs	r4, r4, #2
 800aaf0:	42a6      	cmp	r6, r4
 800aaf2:	d109      	bne.n	800ab08 <__libc_init_array+0x24>
 800aaf4:	f000 f87e 	bl	800abf4 <_init>
 800aaf8:	2600      	movs	r6, #0
 800aafa:	4d0a      	ldr	r5, [pc, #40]	@ (800ab24 <__libc_init_array+0x40>)
 800aafc:	4c0a      	ldr	r4, [pc, #40]	@ (800ab28 <__libc_init_array+0x44>)
 800aafe:	1b64      	subs	r4, r4, r5
 800ab00:	10a4      	asrs	r4, r4, #2
 800ab02:	42a6      	cmp	r6, r4
 800ab04:	d105      	bne.n	800ab12 <__libc_init_array+0x2e>
 800ab06:	bd70      	pop	{r4, r5, r6, pc}
 800ab08:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab0c:	4798      	blx	r3
 800ab0e:	3601      	adds	r6, #1
 800ab10:	e7ee      	b.n	800aaf0 <__libc_init_array+0xc>
 800ab12:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab16:	4798      	blx	r3
 800ab18:	3601      	adds	r6, #1
 800ab1a:	e7f2      	b.n	800ab02 <__libc_init_array+0x1e>
 800ab1c:	0800ae7c 	.word	0x0800ae7c
 800ab20:	0800ae7c 	.word	0x0800ae7c
 800ab24:	0800ae7c 	.word	0x0800ae7c
 800ab28:	0800ae80 	.word	0x0800ae80

0800ab2c <__retarget_lock_acquire_recursive>:
 800ab2c:	4770      	bx	lr

0800ab2e <__retarget_lock_release_recursive>:
 800ab2e:	4770      	bx	lr

0800ab30 <memcpy>:
 800ab30:	440a      	add	r2, r1
 800ab32:	4291      	cmp	r1, r2
 800ab34:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab38:	d100      	bne.n	800ab3c <memcpy+0xc>
 800ab3a:	4770      	bx	lr
 800ab3c:	b510      	push	{r4, lr}
 800ab3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab42:	4291      	cmp	r1, r2
 800ab44:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab48:	d1f9      	bne.n	800ab3e <memcpy+0xe>
 800ab4a:	bd10      	pop	{r4, pc}

0800ab4c <_free_r>:
 800ab4c:	b538      	push	{r3, r4, r5, lr}
 800ab4e:	4605      	mov	r5, r0
 800ab50:	2900      	cmp	r1, #0
 800ab52:	d040      	beq.n	800abd6 <_free_r+0x8a>
 800ab54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab58:	1f0c      	subs	r4, r1, #4
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	bfb8      	it	lt
 800ab5e:	18e4      	addlt	r4, r4, r3
 800ab60:	f000 f83c 	bl	800abdc <__malloc_lock>
 800ab64:	4a1c      	ldr	r2, [pc, #112]	@ (800abd8 <_free_r+0x8c>)
 800ab66:	6813      	ldr	r3, [r2, #0]
 800ab68:	b933      	cbnz	r3, 800ab78 <_free_r+0x2c>
 800ab6a:	6063      	str	r3, [r4, #4]
 800ab6c:	6014      	str	r4, [r2, #0]
 800ab6e:	4628      	mov	r0, r5
 800ab70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab74:	f000 b838 	b.w	800abe8 <__malloc_unlock>
 800ab78:	42a3      	cmp	r3, r4
 800ab7a:	d908      	bls.n	800ab8e <_free_r+0x42>
 800ab7c:	6820      	ldr	r0, [r4, #0]
 800ab7e:	1821      	adds	r1, r4, r0
 800ab80:	428b      	cmp	r3, r1
 800ab82:	bf01      	itttt	eq
 800ab84:	6819      	ldreq	r1, [r3, #0]
 800ab86:	685b      	ldreq	r3, [r3, #4]
 800ab88:	1809      	addeq	r1, r1, r0
 800ab8a:	6021      	streq	r1, [r4, #0]
 800ab8c:	e7ed      	b.n	800ab6a <_free_r+0x1e>
 800ab8e:	461a      	mov	r2, r3
 800ab90:	685b      	ldr	r3, [r3, #4]
 800ab92:	b10b      	cbz	r3, 800ab98 <_free_r+0x4c>
 800ab94:	42a3      	cmp	r3, r4
 800ab96:	d9fa      	bls.n	800ab8e <_free_r+0x42>
 800ab98:	6811      	ldr	r1, [r2, #0]
 800ab9a:	1850      	adds	r0, r2, r1
 800ab9c:	42a0      	cmp	r0, r4
 800ab9e:	d10b      	bne.n	800abb8 <_free_r+0x6c>
 800aba0:	6820      	ldr	r0, [r4, #0]
 800aba2:	4401      	add	r1, r0
 800aba4:	1850      	adds	r0, r2, r1
 800aba6:	4283      	cmp	r3, r0
 800aba8:	6011      	str	r1, [r2, #0]
 800abaa:	d1e0      	bne.n	800ab6e <_free_r+0x22>
 800abac:	6818      	ldr	r0, [r3, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	4408      	add	r0, r1
 800abb2:	6010      	str	r0, [r2, #0]
 800abb4:	6053      	str	r3, [r2, #4]
 800abb6:	e7da      	b.n	800ab6e <_free_r+0x22>
 800abb8:	d902      	bls.n	800abc0 <_free_r+0x74>
 800abba:	230c      	movs	r3, #12
 800abbc:	602b      	str	r3, [r5, #0]
 800abbe:	e7d6      	b.n	800ab6e <_free_r+0x22>
 800abc0:	6820      	ldr	r0, [r4, #0]
 800abc2:	1821      	adds	r1, r4, r0
 800abc4:	428b      	cmp	r3, r1
 800abc6:	bf01      	itttt	eq
 800abc8:	6819      	ldreq	r1, [r3, #0]
 800abca:	685b      	ldreq	r3, [r3, #4]
 800abcc:	1809      	addeq	r1, r1, r0
 800abce:	6021      	streq	r1, [r4, #0]
 800abd0:	6063      	str	r3, [r4, #4]
 800abd2:	6054      	str	r4, [r2, #4]
 800abd4:	e7cb      	b.n	800ab6e <_free_r+0x22>
 800abd6:	bd38      	pop	{r3, r4, r5, pc}
 800abd8:	20003414 	.word	0x20003414

0800abdc <__malloc_lock>:
 800abdc:	4801      	ldr	r0, [pc, #4]	@ (800abe4 <__malloc_lock+0x8>)
 800abde:	f7ff bfa5 	b.w	800ab2c <__retarget_lock_acquire_recursive>
 800abe2:	bf00      	nop
 800abe4:	20003410 	.word	0x20003410

0800abe8 <__malloc_unlock>:
 800abe8:	4801      	ldr	r0, [pc, #4]	@ (800abf0 <__malloc_unlock+0x8>)
 800abea:	f7ff bfa0 	b.w	800ab2e <__retarget_lock_release_recursive>
 800abee:	bf00      	nop
 800abf0:	20003410 	.word	0x20003410

0800abf4 <_init>:
 800abf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abf6:	bf00      	nop
 800abf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abfa:	bc08      	pop	{r3}
 800abfc:	469e      	mov	lr, r3
 800abfe:	4770      	bx	lr

0800ac00 <_fini>:
 800ac00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac02:	bf00      	nop
 800ac04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac06:	bc08      	pop	{r3}
 800ac08:	469e      	mov	lr, r3
 800ac0a:	4770      	bx	lr
