#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Nov  1 21:36:49 2014
# Process ID: 2698
# Log file: /home/phil/github/zybo/base_system/base_system.runs/impl_1/base_system_wrapper.vdi
# Journal file: /home/phil/github/zybo/base_system/base_system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source base_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_processing_system7_0_0/base_system_processing_system7_0_0.xdc] for cell 'base_system_i/ps7/inst'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_processing_system7_0_0/base_system_processing_system7_0_0.xdc] for cell 'base_system_i/ps7/inst'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_0/base_system_axi_gpio_0_0.xdc] for cell 'base_system_i/axi_btn/U0'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_0/base_system_axi_gpio_0_0.xdc] for cell 'base_system_i/axi_btn/U0'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_0/base_system_axi_gpio_0_0_board.xdc] for cell 'base_system_i/axi_btn/U0'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_0/base_system_axi_gpio_0_0_board.xdc] for cell 'base_system_i/axi_btn/U0'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_1/base_system_axi_gpio_0_1.xdc] for cell 'base_system_i/axi_led/U0'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_1/base_system_axi_gpio_0_1.xdc] for cell 'base_system_i/axi_led/U0'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_1/base_system_axi_gpio_0_1_board.xdc] for cell 'base_system_i/axi_led/U0'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_gpio_0_1/base_system_axi_gpio_0_1_board.xdc] for cell 'base_system_i/axi_led/U0'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_rst_processing_system7_0_100M_0/base_system_rst_processing_system7_0_100M_0.xdc] for cell 'base_system_i/rst_ps7_100M'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_rst_processing_system7_0_100M_0/base_system_rst_processing_system7_0_100M_0.xdc] for cell 'base_system_i/rst_ps7_100M'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_rst_processing_system7_0_100M_0/base_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_system_i/rst_ps7_100M'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_rst_processing_system7_0_100M_0/base_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_system_i/rst_ps7_100M'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_timer_0_0/base_system_axi_timer_0_0.xdc] for cell 'base_system_i/axi_timer'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_timer_0_0/base_system_axi_timer_0_0.xdc] for cell 'base_system_i/axi_timer'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_iic_0_0/base_system_axi_iic_0_0_board.xdc] for cell 'base_system_i/axi_spi3ws'
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/sources_1/bd/base_system/ip/base_system_axi_iic_0_0/base_system_axi_iic_0_0_board.xdc] for cell 'base_system_i/axi_spi3ws'
Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/constrs_1/imports/library/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/phil/github/zybo/base_system/base_system.srcs/constrs_1/imports/library/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 944.672 ; gain = 243.320
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 946.676 ; gain = 2.004
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1429ec445

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1317.172 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 121 cells.
Phase 2 Constant Propagation | Checksum: 299f1091b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1317.172 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 310 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 192 unconnected cells.
Phase 3 Sweep | Checksum: 22dbc16b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1317.172 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22dbc16b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1317.172 ; gain = 0.000
Implement Debug Cores | Checksum: 16218755d
Logic Optimization | Checksum: 16218755d

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
Ending Power Optimization Task | Checksum: 22dbc16b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1317.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1317.172 ; gain = 372.500
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1317.172 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1e38a18be

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1317.176 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1317.176 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1317.176 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: f4faf86d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1317.176 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: f4faf86d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1317.176 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: f4faf86d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1317.176 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1750515c5

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1750515c5

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: f4faf86d

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:01 . Memory (MB): peak = 1325.176 ; gain = 8.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: f4faf86d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: f4faf86d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: fe86f58b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e9112e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 272176f0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 19f9f4306

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 224c01334

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2.1.6.1 Place Init Design | Checksum: 259428ff6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 259428ff6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 259428ff6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 259428ff6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2.1 Placer Initialization Core | Checksum: 259428ff6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000
Phase 2 Placer Initialization | Checksum: 259428ff6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1325.176 ; gain = 8.000

Phase 3 Global Placement

Phase 3.1 Run Budgeter
Phase 3.1 Run Budgeter | Checksum: 188911af8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.176 ; gain = 10.000
Phase 3 Global Placement | Checksum: 1c19f0fe5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.176 ; gain = 10.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c19f0fe5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.176 ; gain = 10.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: fe398527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.184 ; gain = 19.008

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1173d4e9b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.184 ; gain = 19.008

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: df3e5e73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.184 ; gain = 19.008

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 17fd1fc96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.184 ; gain = 19.008
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1f7a1f499

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1346.188 ; gain = 29.012

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1f7a1f499

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1346.188 ; gain = 29.012
Phase 4 Detail Placement | Checksum: 1f7a1f499

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1346.188 ; gain = 29.012

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 17af63436

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1346.188 ; gain = 29.012

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.540. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1886a27ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012
Phase 5.2 Post Placement Optimization | Checksum: 1886a27ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1886a27ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1886a27ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012
Phase 5.4 Placer Reporting | Checksum: 1886a27ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 18b140ccb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18b140ccb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012
Ending Placer Task | Checksum: fe89cfc3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1347.188 ; gain = 30.012
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1347.188 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1354.188 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 154b9af86

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1427.188 ; gain = 71.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 154b9af86

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1427.191 ; gain = 71.004
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 136ff3dbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1443.188 ; gain = 87.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.58   | TNS=0      | WHS=-0.16  | THS=-31.7  |

Phase 2 Router Initialization | Checksum: 136ff3dbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d59f6a53

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 119d5e0e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.188 ; gain = 87.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.86   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 61b11e8f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1042c78dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.86   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1042c78dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000
Phase 4 Rip-up And Reroute | Checksum: 1042c78dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1042c78dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1042c78dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1042c78dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1042c78dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.98   | TNS=0      | WHS=0.048  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1042c78dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06292 %
  Global Horizontal Routing Utilization  = 1.54481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1042c78dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1042c78dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: f81f051a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.188 ; gain = 87.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.98   | TNS=0      | WHS=0.048  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: f81f051a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.188 ; gain = 87.000
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f81f051a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1443.188 ; gain = 87.000

Routing Is Done.

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1467.246 ; gain = 111.059
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1467.246 ; gain = 113.059
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1467.246 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phil/github/zybo/base_system/base_system.runs/impl_1/base_system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1805.699 ; gain = 330.621
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 21:38:48 2014...
