{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619759339059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619759339059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 00:08:58 2021 " "Processing started: Fri Apr 30 00:08:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619759339059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1619759339059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc sevenseg4dig -c sevenseg4dig " "Command: quartus_drc sevenseg4dig -c sevenseg4dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1619759339059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1619759339369 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sevenseg4dig.sdc " "Synopsys Design Constraints File file not found: 'sevenseg4dig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1619759339438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1619759339439 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1619759339440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1619759339440 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 26 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 26 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q\[0\] " "Node  \"counter:conta\|flopr:qflop\|q\[0\]\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q\[1\] " "Node  \"counter:conta\|flopr:qflop\|q\[1\]\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q\[2\] " "Node  \"counter:conta\|flopr:qflop\|q\[2\]\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q\[3\] " "Node  \"counter:conta\|flopr:qflop\|q\[3\]\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q~2 " "Node  \"counter:conta\|flopr:qflop\|q~2\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q~0 " "Node  \"counter:conta\|flopr:qflop\|q~0\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr5~0 " "Node  \"sevenseg:decod\|WideOr5~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q~1 " "Node  \"counter:conta\|flopr:qflop\|q~1\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q~3 " "Node  \"counter:conta\|flopr:qflop\|q~3\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " reset " "Node  \"reset\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr6~0 " "Node  \"sevenseg:decod\|WideOr6~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " counter:conta\|flopr:qflop\|q~4 " "Node  \"counter:conta\|flopr:qflop\|q~4\"" {  } { { "../flopr/flopr.sv" "" { Text "X:/proyectos/flopr/flopr.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[4\]~output " "Node  \"disp\[4\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr4~0 " "Node  \"sevenseg:decod\|WideOr4~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr3~0 " "Node  \"sevenseg:decod\|WideOr3~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr2~0 " "Node  \"sevenseg:decod\|WideOr2~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr1~0 " "Node  \"sevenseg:decod\|WideOr1~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " sevenseg:decod\|WideOr0~0 " "Node  \"sevenseg:decod\|WideOr0~0\"" {  } { { "../sevenseg.sv" "" { Text "X:/proyectos/sevenseg.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[0\]~output " "Node  \"disp\[0\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[1\]~output " "Node  \"disp\[1\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[2\]~output " "Node  \"disp\[2\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[3\]~output " "Node  \"disp\[3\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[5\]~output " "Node  \"disp\[5\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""} { "Info" "IDRC_NODES_INFO" " disp\[6\]~output " "Node  \"disp\[6\]~output\"" {  } { { "sevenseg4dig.sv" "" { Text "X:/proyectos/sevenseg4dig/sevenseg4dig.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "X:/proyectos/sevenseg4dig/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1619759339469 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1619759339469 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "26 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 26 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1619759339470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619759339554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 00:08:59 2021 " "Processing ended: Fri Apr 30 00:08:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619759339554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619759339554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619759339554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1619759339554 ""}
