
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018268                       # Number of seconds simulated (Second)
simTicks                                  18267959415                       # Number of ticks simulated (Tick)
finalTick                                 18267959415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     54.71                       # Real time elapsed on the host (Second)
hostTickRate                                333895625                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     692368                       # Number of bytes of host memory used (Byte)
simInsts                                     18309531                       # Number of instructions simulated (Count)
simOps                                       37640071                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   334655                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     687972                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                        27388246                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.495846                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.668518                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       37410334                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 1980171                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      38564237                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   138                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1750428                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          3205245                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved             120099                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           27366923                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.409155                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.505616                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  9264354     33.85%     33.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  8149124     29.78%     63.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4709951     17.21%     80.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1757142      6.42%     87.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2355394      8.61%     95.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   729090      2.66%     98.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   158488      0.58%     99.11% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   241209      0.88%     99.99% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     2171      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             27366923                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   8347      0.54%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    24      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      0.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                930067     59.68%     60.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               620024     39.78%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              17      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       973729      2.52%      2.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     28197387     73.12%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           47      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv           38      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          169      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           10      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu          284      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt           64      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc          226      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            7      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      5620629     14.57%     90.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      3770887      9.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead          169      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite          591      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      38564237                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.408058                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1558485                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.040413                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               106050610                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               41138877                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       38521453                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                     3410                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                    2081                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses            1637                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   39147270                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                        1723                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                    40530                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            378                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          21323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads       5821495                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      3928341                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      5125110                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      3877138                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4798654                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          2777190                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            20864                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1452835                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               20744                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                1451918                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999369                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                1012640                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           2435                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              2199                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             236                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted           69                       # Number of mispredicted indirect branches. (Count)
system.cpu0.clk_domain.clock                      667                       # Clock period in ticks (Tick)
system.cpu0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.commit.commitSquashedInsts        1750191                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls        1860072                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            20592                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     27137397                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.387018                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.593825                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       17994725     66.31%     66.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        3090228     11.39%     77.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         924254      3.41%     81.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         677381      2.50%     83.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         727067      2.68%     86.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         290713      1.07%     87.35% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         320297      1.18%     88.53% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         516279      1.90%     90.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        2596453      9.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     27137397                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                    1240048                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               932342                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       930261      2.47%      2.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     27379422     72.74%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           41      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           21      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          146      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           10      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          223      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           60      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          215      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            3      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      5599016     14.88%     90.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      3730026      9.91%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead          113      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          514      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     37640071                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      2596453                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts            18309531                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              37640071                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      18309531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        37640071                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.495846                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.668518                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs           9329669                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              1431                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         35468958                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         5599129                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        3730540                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       930261      2.47%      2.47% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     27379422     72.74%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           41      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           21      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          146      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          223      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           60      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          215      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      5599016     14.88%     90.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      3730026      9.91%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead          113      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          514      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     37640071                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      4478048                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      3543536                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       934512                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      2597904                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      1880144                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       932342                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       932337                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data      7794759                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7794759                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7794759                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7794759                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         1901                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           1901                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         1901                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          1901                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data    102278632                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total    102278632                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data    102278632                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total    102278632                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      7796660                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      7796660                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      7796660                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      7796660                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.000244                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.000244                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.000244                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.000244                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 53802.541820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 53802.541820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 53802.541820                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 53802.541820                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs          341                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     34.100000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks          145                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total              145                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data          989                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total          989                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data          989                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total          989                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data          912                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total          912                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data          912                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total          912                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data     49124010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total     49124010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data     49124010                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total     49124010                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.000117                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.000117                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.000117                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.000117                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 53864.046053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 53864.046053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 53864.046053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 53864.046053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                   400                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data       620021                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total       620021                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data        76038                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total        76038                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data       620024                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total       620024                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.000005                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000005                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data        25346                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total        25346                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data   3101816880                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total   3101816880                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.000005                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data   1033938960                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total   1033938960                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data       620024                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total       620024                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data       620024                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total       620024                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4684381                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4684381                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data         1763                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total         1763                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     95024340                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     95024340                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      4686144                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      4686144                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.000376                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.000376                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 53899.228588                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 53899.228588                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data          989                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total          989                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          774                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          774                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     42092576                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     42092576                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.000165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.000165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 54383.173127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 54383.173127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      3110378                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3110378                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data          138                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total          138                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data      7254292                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total      7254292                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      3110516                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3110516                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.000044                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.000044                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 52567.333333                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 52567.333333                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data          138                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total          138                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data      7031434                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total      7031434                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.000044                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.000044                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 50952.420290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 50952.420290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.094759                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs                3891                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs               400                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              9.727500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             142000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.094759                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4          482                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          18074328                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         18074328                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1199237                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             21078008                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  2483810                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2585235                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 20633                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1445133                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  313                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              39689291                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 1535                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           38523707                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         4555880                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts        5620577                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       3771384                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.406578                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      18387882                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     10266845                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads          1951                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         1013                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     44813072                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     25790197                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs          9391961                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     18619645                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           2466757                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     23960511                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  41884                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          249                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.cacheLines                  3359842                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                10595                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          27366923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.472581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.747030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                19962222     72.94%     72.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  783833      2.86%     75.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  619010      2.26%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  477306      1.74%     79.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  682087      2.49%     82.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  918707      3.36%     85.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  644487      2.35%     88.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  576729      2.11%     90.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2702542      9.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            27366923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             19633890                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.716873                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           4798654                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.175209                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      3385173                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst      3359066                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3359066                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3359066                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3359066                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          776                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            776                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          776                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           776                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     41325986                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     41325986                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     41325986                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     41325986                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      3359842                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3359842                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3359842                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3359842                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000231                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000231                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000231                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000231                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 53255.136598                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 53255.136598                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 53255.136598                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 53255.136598                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs           71                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     35.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrHits::cpu0.inst          160                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          160                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          160                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          160                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          616                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          616                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          616                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          616                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     34536964                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     34536964                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     34536964                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     34536964                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 56066.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 56066.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 56066.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 56066.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   197                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3359066                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3359066                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          776                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          776                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     41325986                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     41325986                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3359842                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3359842                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000231                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000231                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 53255.136598                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 53255.136598                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          160                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          160                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          616                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          616                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     34536964                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     34536964                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 56066.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 56066.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          399.689203                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              330925                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               200                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1654.625000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              73500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   399.689203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.780643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.780643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          416                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          344                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           6720300                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          6720300                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    20633                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3158670                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 1028681                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              39390505                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                  91                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 5821495                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                3928341                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts               660057                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   281912                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                     633                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            28                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        20602                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               20667                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                38523374                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               38523090                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 22631196                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 40790228                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.406556                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.554819                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock         10672                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     314310                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 222366                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 28                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                197801                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    10                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           5599129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.469327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            1.647441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               5597494     99.97%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  19      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                   2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                   7      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  32      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                   5      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                1358      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 101      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             5599129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                5620547                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                3771385                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       90                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       22                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3359891                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       96                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 20633                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 2441182                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               10415431                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles           836                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  3689794                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             10799047                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              39606337                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              10200212                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                    94                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                  4188                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           55148060                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  120085658                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                46385614                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                     2106                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             52738917                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2409134                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     40                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 41                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 18171818                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        63930998                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       79010067                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                18309531                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  37640071                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                      0                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.clk_domain.clock                      667                       # Clock period in ticks (Tick)
system.cpu1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock         10672                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus.transDist::ReadResp                 1390                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            145                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                452                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  3                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 3                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 138                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                138                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            1390                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port         1426                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port         2230                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                     3656                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port        39232                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port        67648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    106880                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 3                       # Total snoops (Count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                1546                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.004528                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.067158                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      1539     99.55%     99.55% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         7      0.45%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  1546                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              1732554                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              924498                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             1369500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            2146                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests          603                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst                6                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data               33                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                   39                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst               6                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data              33                       # number of overall hits (Count)
system.l2cache.overallHits::total                  39                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst            607                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data            879                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               1486                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst           607                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data           879                       # number of overall misses (Count)
system.l2cache.overallMisses::total              1486                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     33208885                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data     47216095                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      80424980                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     33208885                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data     47216095                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     80424980                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst          613                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data          912                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             1525                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst          613                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data          912                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            1525                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.990212                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.963816                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.974426                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.990212                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.963816                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.974426                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 54709.859967                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 53715.693970                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 54121.790040                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 54709.859967                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 53715.693970                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 54121.790040                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs           1787                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs             49                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         36.469388                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu0.inst          607                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data          879                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1486                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst          607                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data          879                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          1486                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     32601885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data     46337095                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     78938980                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     32601885                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data     46337095                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     78938980                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.990212                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.963816                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.974426                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.990212                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.963816                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.974426                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 53709.859967                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 52715.693970                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 53121.790040                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 53709.859967                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 52715.693970                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 53121.790040                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu0.data            8                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                8                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data          130                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            130                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data      6769724                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total      6769724                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data          138                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          138                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.942029                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.942029                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 52074.800000                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 52074.800000                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data          130                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          130                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data      6639724                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      6639724                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.942029                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.942029                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 51074.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 51074.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst            6                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data           25                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           31                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst          607                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data          749                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1356                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     33208885                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data     40446371                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     73655256                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst          613                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data          774                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         1387                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.990212                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.967700                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.977650                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 54709.859967                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 54000.495327                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 54318.035398                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst          607                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data          749                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1356                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     32601885                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data     39697371                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     72299256                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.990212                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.967700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.977650                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 53709.859967                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 53000.495327                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 53318.035398                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu0.data            3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks          145                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          145                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          145                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          145                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1394.294018                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  72000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu0.inst   535.475390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data   858.818628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.065366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.104836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.170202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1486                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              89                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            1397                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.181396                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 18486                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                18486                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu0.inst::samples       607.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples       879.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000724502                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 7637                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1486                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1486                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1486                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1139                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      263                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       68                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    95104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               5206054.92050246                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    18267873628                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    12293320.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        38848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data        56256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2126564.829572673887                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 3079490.090929786675                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          607                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data          879                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     15918444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data     22187776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     26224.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     25242.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        38848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data        56256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           95104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        38848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        38848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          607                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data          879                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst        2126565                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data        3079490                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            5206055                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst      2126565                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2126565                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst       2126565                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data       3079490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           5206055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1486                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            82                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            76                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10243720                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                7430000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            38106220                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6893.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25643.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1258                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          225                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   419.271111                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   248.875793                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   380.691995                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           63     28.00%     28.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           46     20.44%     48.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           18      8.00%     56.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           17      7.56%     64.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           15      6.67%     70.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            7      3.11%     73.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            5      2.22%     76.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            4      1.78%     77.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           50     22.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          225                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  95104                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 5.206055                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           885360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           462990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         5754840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1441945440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    292115310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6768904800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     8510068740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.846707                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  17594794487                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    609960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     63204928                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           742560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           390885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         4855200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1441945440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    293108820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6768068160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     8509111065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.794283                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  17592586566                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    609960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     65412849                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1356                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                130                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               130                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1356                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         2972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         2972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2972                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port        95104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total        95104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    95104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1486                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1486    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1486                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18267959415                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1099520                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            4065280                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1486                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
