# Reading D:/Apps/ModelSim/modelsim_ase/tcl/vsim/pref.tcl 
# do SystemBus_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Apps\ModelSim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Apps\ModelSim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_wrapper
# 
# Top level modules:
# 	slave_wrapper
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Multiplexer
# 
# Top level modules:
# 	InterConn_Multiplexer
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Arbitter
# 
# Top level modules:
# 	InterConn_Arbitter
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top_tb
# 
# Top level modules:
# 	Top_tb
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_module
# 
# Top level modules:
# 	master_module
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module event_handler
# 
# Top level modules:
# 	event_handler
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module input_commands
# 
# Top level modules:
# 	input_commands
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Wrapper
# 
# Top level modules:
# 	InterConn_Wrapper
# 
vsim -L altera_mf_ver -do SystemBus_run_msim_rtl_verilog.do -l msim_transcript -gui work.Top_tb
# vsim -L altera_mf_ver -do SystemBus_run_msim_rtl_verilog.do -l msim_transcript -gui work.Top_tb 
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# do SystemBus_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_wrapper
# 
# Top level modules:
# 	slave_wrapper
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Multiplexer
# 
# Top level modules:
# 	InterConn_Multiplexer
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Arbitter
# 
# Top level modules:
# 	InterConn_Arbitter
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top_tb
# 
# Top level modules:
# 	Top_tb
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_module
# 
# Top level modules:
# 	master_module
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module event_handler
# 
# Top level modules:
# 	event_handler
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module input_commands
# 
# Top level modules:
# 	input_commands
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Wrapper
# 
# Top level modules:
# 	InterConn_Wrapper
# 
add wave -position end  sim:/Top_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Tresh  Hostname: TRESHANROG  ProcessID: 14388
# 
#           Attempting to use alternate WLF file "./wlftcdgx0x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftcdgx0x
# 
add wave -position end  sim:/Top_tb/reset
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/Top_tb/button1_raw
add wave -position end  sim:/Top_tb/button2_raw
add wave -position end  sim:/Top_tb/button3_raw
add wave -position end  sim:/Top_tb/mode_switch
add wave -position end  sim:/Top_tb/rw_switch1
add wave -position end  sim:/Top_tb/rw_switch2
add wave -position end  sim:/Top_tb/switch_array
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/Top_tb/switch_array 129 0
# Invalid binary digit: 2.
# ** Error: (vsim-4011) Invalid force value: 129 0.
# 
force -freeze sim:/Top_tb/switch_array 129 0
# Invalid binary digit: 2.
# ** Error: (vsim-4011) Invalid force value: 129 0.
# 
force -freeze sim:/Top_tb/switch_array 001001101111 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 332230 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
