Release 13.1 - par O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Aug 18 15:10:16 2011

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BUTTONS<3>_IBUF
   DIP_SWITCH<0>_IBUF
   DIP_SWITCH<1>_IBUF
   DIP_SWITCH<2>_IBUF
   DIP_SWITCH<3>_IBUF
   DIP_SWITCH<4>_IBUF
   DIP_SWITCH<5>_IBUF
   DIP_SWITCH<6>_IBUF
   DIP_SWITCH<7>_IBUF


