// SPDX-License-Identifier: Apache-2.0
// Copyright (c) 2026 Nick Woolmer
// hipfire — see LICENSE and NOTICE in the project root.

//! Maple-Preview forward pass (free functions, hot-path static dispatch).
//!
//! Standard pre-norm block — NOT cohere2moe's parallel block:
//! ```text
//!   h += o_proj(attn(rmsnorm(h, input_layernorm)))
//!   h += moe(rmsnorm(h, post_attention_layernorm))
//!   logits = lm_head(rmsnorm(h, model.norm))
//! ```
//!
//! The four places this arch can go silently wrong, and what pins each:
//!
//! 1. **QK-norm runs BEFORE RoPE** (`modeling_maple.py:300-303`). Both are
//!    in-place on the q/k buffers, so the order here IS the semantics.
//! 2. **Partial rotary, half-split.** `rotary_dim` = 64 of 128; pairs are
//!    `(i, i+n_rot/2)` WITHIN the rotated block and the frequency denominator
//!    is `n_rot`, not `head_dim`. That is `rope_partial_halfsplit_f32` —
//!    reached via `rope_partial_interleaved_f32`, which is a misnomer and
//!    dispatches the half-split kernel by default. The similarly-named
//!    `rope_partial_halved_f32` is Gemma-4's *proportional* convention (pairs
//!    span the full head, denominator `head_dim`) and is NOT interchangeable.
//! 3. **NoPE on the global layers.** RoPE is applied only where
//!    `layer_types[l] == sliding_attention`.
//! 4. **Clamped SwiGLU, asymmetric:** `silu(clamp(gate, max=7)) *
//!    clamp(up, -7, 7)`. `deepseek4_silu_mul_clamp_f32_batched` implements
//!    exactly that (gate capped from above only, up clamped both ways) with the
//!    limit as a parameter — DeepSeek passes 10.0, Maple passes 7.0.
//!
//! **Why this does not call `run_moe_decode`.** The shared MoE executor's
//! gate-side unconditionally runs the shared-expert gate/up GEMVs, and Maple
//! has no shared expert (`num_shared_experts` 0). It also routes the
//! gate→down step through `fused_silu_mul_rotate_mq_batched`, which FWHT-
//! rotates the intermediate — correct for MQ2-Lloyd (qt19) and WRONG for the
//! unrotated MQ2G256LloydU (qt51), and it has no clamp. So this arch drives
//! the same indexed MQ2-Lloyd kernels directly, exactly as `cohere2moe` drives
//! the MQ4/MQ6 indexed kernels for its own no-shared-expert MoE. No new HIP.

use crate::batch::dense_qt51_gemm;
use crate::config::{MapleConfig, MapleLayerType};
use crate::maple::{MapleState, MapleWeights};
use hipfire_dispatch::context::DispatchCtx;
use hipfire_runtime::llama::KvCacheExt;
use hipfire_runtime::llama::{weight_gemv, weight_gemv_residual};
use rdna_compute::{DType, Gpu, GpuTensor};

/// Decode one token; returns the full logits vector.
pub fn decode_step(
    cfg: &MapleConfig,
    weights: &MapleWeights,
    state: &mut MapleState,
    gpu: &mut Gpu,
    token_id: u32,
    position: u32,
) -> Result<Vec<f32>, String> {
    // Fail closed on a position past the KV allocation. Without this the KV
    // write runs off the end of the cache and the first symptom is
    // `hipMemcpy D2H: an illegal memory access was encountered` from a
    // downstream kernel — a fault that names the wrong culprit and says
    // nothing about the cause.
    if position as usize >= state.max_seq {
        return Err(format!(
            "maple: position {position} exceeds max_seq {} — allocate the state \
             with a larger max_seq (prompt + generation must fit)",
            state.max_seq
        ));
    }
    gpu.hip
        .memcpy_htod(&state.pos_buf, &(position as i32).to_ne_bytes())
        .map_err(|e| format!("maple: htod pos: {e:?}"))?;
    embed_lookup(gpu, weights, cfg.hidden_size, token_id, &state.h)?;
    decode_step_body(cfg, weights, state, gpu, position)?;
    // Keep `state.n_tokens` truthful on BOTH paths. `forward_batch` maintains
    // it, `reset` zeroes it, and it is the only record of how far the KV cache
    // is populated (`KvCache` itself carries no cursor). A field that only one
    // of two entry points updates is worse than no field at all: after any
    // decode it would silently under-report.
    state.n_tokens = state.n_tokens.max(position as usize + 1);
    gpu.download_f32(&state.logits)
        .map_err(|e| format!("maple: download logits: {e:?}"))
}

/// Seed the residual stream with the embedding row for `token_id`.
///
/// The converter carries `model.word_embeddings` as BF16, but there is no BF16
/// embedding-lookup kernel; `MapleWeights::load` therefore widens it to F32 on
/// the host at load time (see the note there), so this is the F32 path. Q8 is
/// accepted for a future requantized export.
fn embed_lookup(
    gpu: &mut Gpu,
    weights: &MapleWeights,
    hidden: usize,
    token_id: u32,
    out: &GpuTensor,
) -> Result<(), String> {
    match weights.embed_dtype {
        DType::F32 => gpu
            .embedding_lookup(&weights.embed, out, token_id, hidden)
            .map_err(|e| format!("maple: embed lookup f32: {e:?}")),
        DType::Q8_0 => gpu
            .embedding_lookup_q8(&weights.embed, out, token_id, hidden)
            .map_err(|e| format!("maple: embed lookup q8: {e:?}")),
        other => Err(format!(
            "maple: embed dtype {other:?} has no lookup path (expected F32 or Q8)"
        )),
    }
}

/// Per-layer stack + final norm + lm_head. Reads `state.h` (seeded by the
/// embedding lookup) and `state.pos_buf` (already staged).
fn decode_step_body(
    cfg: &MapleConfig,
    weights: &MapleWeights,
    state: &mut MapleState,
    gpu: &mut Gpu,
    position: u32,
) -> Result<(), String> {
    let hidden = cfg.hidden_size;
    let head_dim = cfg.head_dim;
    let n_heads = cfg.num_attention_heads;
    let n_kv = cfg.num_key_value_heads;
    let eps = cfg.rms_norm_eps;
    let n_rot = cfg.rotary_dim();
    let seq_len = position as usize + 1;

    for (l, layer) in weights.layers.iter().enumerate() {
        // ── Attention branch ────────────────────────────────────────────────
        gpu.rmsnorm_batched(&state.h, &layer.input_norm, &state.normed, 1, hidden, eps)
            .map_err(|e| format!("maple L{l}: input rmsnorm: {e:?}"))?;

        weight_gemv(gpu, &layer.wq, &state.normed, &state.fa_q)
            .map_err(|e| format!("maple L{l}: q_proj: {e}"))?;
        weight_gemv(gpu, &layer.wk, &state.normed, &state.fa_k)
            .map_err(|e| format!("maple L{l}: k_proj: {e}"))?;
        weight_gemv(gpu, &layer.wv, &state.normed, &state.fa_v)
            .map_err(|e| format!("maple L{l}: v_proj: {e}"))?;

        // QK-norm FIRST, per-head over head_dim, in place. Doing this after
        // RoPE still generates text — just worse text.
        gpu.rmsnorm_batched(
            &state.fa_q,
            &layer.q_norm,
            &state.fa_q,
            n_heads,
            head_dim,
            eps,
        )
        .map_err(|e| format!("maple L{l}: q_norm: {e:?}"))?;
        gpu.rmsnorm_batched(&state.fa_k, &layer.k_norm, &state.fa_k, n_kv, head_dim, eps)
            .map_err(|e| format!("maple L{l}: k_norm: {e:?}"))?;

        // ...THEN RoPE, and only on sliding layers (global layers are NoPE).
        if cfg.applies_rope(l) {
            gpu.rope_partial_interleaved_f32(
                &state.fa_q,
                &state.fa_k,
                &state.pos_buf,
                n_heads,
                n_kv,
                head_dim,
                n_rot,
                cfg.rope_theta,
            )
            .map_err(|e| format!("maple L{l}: rope: {e:?}"))?;
        }

        // KV write (Q8) + windowed flash attention. Sliding layers clip to the
        // last `sliding_window` keys; full layers are full causal (window 0).
        let window = if cfg.layer_type(l) == MapleLayerType::Sliding {
            cfg.sliding_window as i32
        } else {
            0
        };
        let ctx = DispatchCtx::new(gpu);
        let plan = hipfire_dispatch::families::kv_tier::KvTierPlan::derive(
            hipfire_dispatch::families::kv_tier::KvTierInputs {
                pos: seq_len - 1,
                // Only read on the Q8 arm. Under `--kv-mode bf16` the cache
                // reports `quant_bf16` through `tier_inputs()`, `classify`
                // resolves to KTier::Bf16 first, and that arm is windowed
                // unconditionally — so this flag goes inert, not contradicted.
                q8_windowed: true,
                window,
                ..state.kv.tier_inputs()
            },
        )
        .map_err(|e| format!("maple L{l}: kv tier: {e}"))?;
        let io = hipfire_dispatch::families::attention::AttnParams {
            q: &state.fa_q,
            k: &state.fa_k,
            v: &state.fa_v,
            k_cache: &state.kv.k_gpu[l],
            v_cache: &state.kv.v_gpu[l],
            k_scales: None,
            v_scales: None,
            pos_buf: &state.pos_buf,
            pos: seq_len - 1,
            positions: None,
            n_heads,
            n_kv_heads: n_kv,
            head_dim,
            physical_cap: state.kv.physical_cap,
            batch_size: 1,
            max_ctx_len: 0,
            flash_partials: Some(&state.flash_partials),
            givens_cos: None,
            givens_sin: None,
            tree_bias: None,
            block_start: 0,
            block_cols: 0,
            output_gate: None,
            output: &state.fa_attn_out,
        };
        hipfire_dispatch::pipeline::execute_steps(
            gpu,
            &ctx,
            &[hipfire_dispatch::pipeline::Step::Attend { plan, io }],
        )
        .map_err(|e| format!("maple L{l}: attention: {e:?}"))?;

        weight_gemv_residual(gpu, &layer.wo, &state.fa_attn_out, &state.h)
            .map_err(|e| format!("maple L{l}: o_proj: {e}"))?;

        // ── MoE branch (reads the POST-ATTENTION residual, re-normed) ───────
        gpu.rmsnorm_batched(
            &state.h,
            &layer.post_attn_norm,
            &state.normed,
            1,
            hidden,
            eps,
        )
        .map_err(|e| format!("maple L{l}: post-attn rmsnorm: {e:?}"))?;

        moe_block_row(
            cfg,
            layer,
            state,
            gpu,
            l,
            position as usize,
            &state.normed,
            &state.h,
        )?;

        // Per-layer residual capture for reference parity. Off unless
        // HIPFIRE_MAPLE_DUMP_HIDDEN is set, so the hot path is unchanged.
        //
        // A cosine cliff at layer n localises the bug to layer n's block —
        // the method that localised the Bonsai double-norm bug to layer 0.
        // The two silent-wrong-answer risks to check first are
        // RoPE-on-a-NoPE-layer and QK-norm ordering.
        if let Some(path) = dump_hidden_path() {
            dump_layer_hidden(gpu, state, l, hidden, &path)?;
        }
    }

    // ── Head ────────────────────────────────────────────────────────────────
    gpu.rmsnorm_batched(
        &state.h,
        &weights.final_norm,
        &state.final_norm_buf,
        1,
        hidden,
        eps,
    )
    .map_err(|e| format!("maple: final rmsnorm: {e:?}"))?;
    weight_gemv(gpu, &weights.lm_head, &state.final_norm_buf, &state.logits)
        .map_err(|e| format!("maple: lm_head: {e}"))?;
    Ok(())
}

/// Destination PREFIX for the per-`(layer, token)` router dump, or `None` when
/// disabled. Set `HIPFIRE_MAPLE_DUMP_ROUTER=<prefix>` to arm it.
///
/// Two files are written, `<prefix>.decode` and `<prefix>.batch`, chosen by
/// which MoE block ran — `moe_block_row` is reachable only from `decode_step`
/// and `moe_block_batched` only from `forward_batch`, so the suffix IS the
/// path identity and no caller has to thread a mode flag through.
///
/// Why this exists: the router's output is DISCRETE. It selects which 8 of 256
/// experts run, so a precision difference between the two paths does not merely
/// perturb a logit — it can change which 512×2048 matrices participate at all.
/// Downstream, an expert-set flip and ordinary F16-vs-F32 rounding look
/// identical (both are "a small logit perturbation"), so the only way to tell
/// them apart is to compare the selected SETS directly, at the source.
///
/// Returns `&'static str` rather than a cloned `String`: this is consulted once
/// per (layer, token) on the hot path and the disabled case must not allocate.
fn router_dump_prefix() -> Option<&'static str> {
    static P: std::sync::OnceLock<Option<String>> = std::sync::OnceLock::new();
    P.get_or_init(|| hipfire_config::developer_var("HIPFIRE_MAPLE_DUMP_ROUTER").ok())
        .as_deref()
}

/// Append one record per token to `<prefix>.<suffix>`:
///
/// ```text
///   [u32 layer][u32 abs_pos][u32 n_exp][u32 k_top]
///   [k_top × i32 expert index][k_top × f32 renormalised weight]
///   [n_exp × f32 RAW router logit]
/// ```
///
/// The logits are the PRE-softmax values, passed in as a host slice because
/// decode's `softmax_f32` is in place on `router_logits` and destroys them.
/// Softmax is monotone so the top-8 SET is unchanged by dumping pre- vs
/// post-softmax, but the selection-boundary gap (8th vs 9th) is only
/// interpretable in logit units — post-softmax it is squashed by whatever the
/// partition function happens to be at that token.
#[allow(clippy::too_many_arguments)]
fn dump_router_records(
    gpu: &mut Gpu,
    prefix: &str,
    suffix: &str,
    layer: usize,
    first_pos: usize,
    rows: usize,
    n_exp: usize,
    k_top: usize,
    logits: &[f32],
    indices: &GpuTensor,
    weights: &GpuTensor,
) -> Result<(), String> {
    use std::io::Write;
    // `topk_indices` is a GpuTensor TYPED F32 that a kernel writes through an
    // `int*` (`moe_topk_renorm_k8.hip`: `int* __restrict__ topk_idx`). The
    // "i32-in-F32" in `MapleState` means the BIT PATTERN, not a converted
    // value: expert id 65 is stored as 0x00000041, which reinterpreted as f32
    // is a denormal ~9e-44 and truncates to 0 under `as i32`. Reading these
    // with `download_f32` therefore yields eight zeros for EVERY token on BOTH
    // paths — which compares equal, and would report 0% expert-set divergence
    // no matter what the router did. Copy the raw bytes instead.
    let mut idx_bytes = vec![0u8; rows * k_top * 4];
    gpu.hip
        .memcpy_dtoh(&mut idx_bytes, &indices.buf)
        .map_err(|e| format!("maple: dump router indices L{layer}: {e:?}"))?;
    let idx: Vec<i32> = idx_bytes
        .chunks_exact(4)
        .map(|c| i32::from_le_bytes([c[0], c[1], c[2], c[3]]))
        .collect();
    let wts = gpu
        .download_f32(weights)
        .map_err(|e| format!("maple: dump router weights L{layer}: {e:?}"))?;
    let path = format!("{prefix}.{suffix}");
    let mut f = std::fs::OpenOptions::new()
        .create(true)
        .append(true)
        .open(&path)
        .map_err(|e| format!("maple: open {path}: {e}"))?;
    let mut buf = Vec::with_capacity(rows * (16 + k_top * 8 + n_exp * 4));
    for r in 0..rows {
        buf.extend_from_slice(&(layer as u32).to_le_bytes());
        buf.extend_from_slice(&((first_pos + r) as u32).to_le_bytes());
        buf.extend_from_slice(&(n_exp as u32).to_le_bytes());
        buf.extend_from_slice(&(k_top as u32).to_le_bytes());
        for j in 0..k_top {
            buf.extend_from_slice(&idx[r * k_top + j].to_le_bytes());
        }
        for j in 0..k_top {
            buf.extend_from_slice(&wts[r * k_top + j].to_le_bytes());
        }
        for e in 0..n_exp {
            buf.extend_from_slice(&logits[r * n_exp + e].to_le_bytes());
        }
    }
    f.write_all(&buf)
        .map_err(|e| format!("maple: write {path}: {e}"))
}

/// Destination for the per-layer residual dump, or `None` when disabled.
fn dump_hidden_path() -> Option<String> {
    static P: std::sync::OnceLock<Option<String>> = std::sync::OnceLock::new();
    P.get_or_init(|| hipfire_config::developer_var("HIPFIRE_MAPLE_DUMP_HIDDEN").ok())
        .clone()
}

/// Append `[u32 layer][u32 hidden][hidden f32 LE]` for the current residual.
///
/// Appends rather than truncates so a whole prefill produces one file in
/// (position, layer) order; the reader keys on the layer index.
fn dump_layer_hidden(
    gpu: &mut Gpu,
    state: &MapleState,
    layer: usize,
    hidden: usize,
    path: &str,
) -> Result<(), String> {
    use std::io::Write;
    let h = gpu
        .download_f32(&state.h)
        .map_err(|e| format!("maple: dump hidden L{layer}: {e:?}"))?;
    let mut f = std::fs::OpenOptions::new()
        .create(true)
        .append(true)
        .open(path)
        .map_err(|e| format!("maple: open {path}: {e}"))?;
    let mut buf = Vec::with_capacity(8 + hidden * 4);
    buf.extend_from_slice(&(layer as u32).to_le_bytes());
    buf.extend_from_slice(&(hidden as u32).to_le_bytes());
    for v in h.iter().take(hidden) {
        buf.extend_from_slice(&v.to_le_bytes());
    }
    f.write_all(&buf)
        .map_err(|e| format!("maple: write {path}: {e}"))
}

/// One MoE block for ONE token: softmax → top-8 → renormalise, then the indexed
/// MQ2-Lloyd expert GEMVs with the clamped SwiGLU between them.
///
/// `x` is the post-attention RMSNorm output `[hidden]` and `h` is the residual
/// row `[hidden]` the down-projection accumulates into — exactly once, by
/// whichever `DownMode` is active. Decode passes `&state.normed` / `&state.h`.
/// Everything else (router scratch, top-k buffers, the expert activation batch,
/// and `down_expanded`) is single-row scratch, which is why this must stay
/// strictly one token per call. Batched prefill uses `moe_block_batched`.
#[allow(clippy::too_many_arguments)]
fn moe_block_row(
    cfg: &MapleConfig,
    layer: &crate::maple::MapleLayerWeights,
    state: &MapleState,
    gpu: &mut Gpu,
    l: usize,
    pos: usize,
    x: &GpuTensor,
    h: &GpuTensor,
) -> Result<(), String> {
    let hidden = cfg.hidden_size;
    let moe_inter = cfg.moe_intermediate_size;
    let n_exp = cfg.num_experts;
    let k_top = cfg.num_experts_per_tok;
    let m = &layer.moe;

    // Router: softmax over ALL experts, take top-k, THEN renormalise the k
    // (`norm_topk_prob` = true). Renormalising before the top-k, or skipping
    // it, both yield plausible-looking but wrong combine weights.
    weight_gemv(gpu, &m.router, x, &state.router_logits)
        .map_err(|e| format!("maple L{l}: router: {e}"))?;
    // Snapshot the RAW logits before `softmax_f32` overwrites them in place.
    // Unarmed this is a null pointer check, not a download.
    let dump = router_dump_prefix();
    let raw_logits = match dump {
        Some(_) => Some(
            gpu.download_f32(&state.router_logits)
                .map_err(|e| format!("maple L{l}: dump router logits: {e:?}"))?,
        ),
        None => None,
    };
    gpu.softmax_f32(&state.router_logits)
        .map_err(|e| format!("maple L{l}: router softmax: {e:?}"))?;
    gpu.moe_topk_renorm_k8(
        &state.router_logits,
        &state.topk_indices,
        &state.topk_weights,
        n_exp,
        cfg.norm_topk_prob,
    )
    .map_err(|e| format!("maple L{l}: topk: {e:?}"))?;
    if let (Some(prefix), Some(raw)) = (dump, raw_logits.as_ref()) {
        dump_router_records(
            gpu,
            prefix,
            "decode",
            l,
            pos,
            1,
            n_exp,
            k_top,
            raw,
            &state.topk_indices,
            &state.topk_weights,
        )?;
    }

    let edt = m.experts[0].gate_up.gpu_dtype;
    if edt != DType::MQ2G256LloydU {
        return Err(format!(
            "maple L{l}: expert dtype {edt:?} unsupported — Maple's experts are \
             natively ternary and must be carried as MQ2G256LloydU (qt=51)"
        ));
    }

    // gate_up: indexed MQ2-Lloyd GEMV over the 8 selected experts. The
    // activation is `normed` in the NATURAL basis — MQ2G256LloydU weights are
    // NOT FWHT-rotated, so feeding a rotated x here is silent garbage.
    gpu.deepseek4_gemv_mq2g256_lloyd_moe_gate_up_indexed(
        &m.expert_gate_up_ptrs,
        &state.topk_indices,
        x,
        &state.gate_batch,
        &state.up_batch,
        2 * moe_inter,
        hidden,
        k_top,
    )
    .map_err(|e| format!("maple L{l}: gate_up: {e:?}"))?;

    // Clamped SwiGLU, no rotation: silu(min(gate, L)) * clamp(up, ±L).
    gpu.deepseek4_silu_mul_clamp_f32_batched(
        &state.gate_batch,
        &state.up_batch,
        &state.act_batch,
        moe_inter,
        k_top,
        cfg.swiglu_clamp,
    )
    .map_err(|e| format!("maple L{l}: clamped swiglu: {e:?}"))?;

    // down: see `DownMode` — either the incumbent atomic self-combining GEMV or
    // the atomic-free expanded write + combine pair.
    match down_mode() {
        DownMode::Atomic => {
            // atomic, weighted, SELF-COMBINING residual GEMV — one launch does
            // down → * topk_weight[krank] → atomicAdd into `h`. There is
            // deliberately NO separate combine after this; adding one
            // double-counts every layer.
            gpu.deepseek4_gemv_mq2g256_lloyd_moe_down_residual_scaled_indexed(
                &m.expert_down_ptrs,
                &state.topk_indices,
                &state.topk_weights,
                &state.act_batch,
                h,
                hidden,
                moe_inter,
                k_top,
                false,
            )
            .map_err(|e| format!("maple L{l}: down: {e:?}"))?;
        }
        mode @ (DownMode::Expanded | DownMode::ExpandedNoCombine) => {
            // Atomic-free: one dot per (row, krank) into its OWN cell of
            // `down_expanded` [k_top × hidden] — no cross-rank contention and
            // no `topk_weights` scale, which `moe_down_combine_k8_batched`
            // applies during the fold.
            gpu.deepseek4_gemv_mq2g256_lloyd_moe_down_expanded_k4(
                &m.expert_down_ptrs,
                &state.topk_indices,
                &state.act_batch,
                &state.down_expanded,
                hidden,
                moe_inter,
                k_top,
                1,
            )
            .map_err(|e| format!("maple L{l}: down expanded: {e:?}"))?;
            // The combine does `x_residual[col] += Σ_k w[k]·out[k][col]`, i.e.
            // it accumulates into the residual EXACTLY ONCE — the same net
            // effect as the self-combining kernel's atomicAdd, so this replaces
            // that kernel rather than following it.
            if mode == DownMode::Expanded {
                gpu.moe_down_combine_k8_batched(
                    &state.down_expanded,
                    &state.topk_weights,
                    h,
                    hidden,
                    k_top,
                    1,
                )
                .map_err(|e| format!("maple L{l}: down combine: {e:?}"))?;
            }
        }
    }

    Ok(())
}

/// Which down-projection dispatch `moe_block_row` uses. Default `Expanded`;
/// override with `HIPFIRE_MAPLE_DOWN=atomic`.
///
/// ## The anomaly this exists to fix
///
/// The MoE down GEMV cost MORE time than gate_up while reading HALF the bytes —
/// 36.0 vs 34.4 µs/call for 2.36 vs 4.72 MB, i.e. 66 vs 137 GB/s.
/// `.superpowers/sdd/maple-decode-profile.md` attributed that to the atomic
/// self-combining accumulate. **That attribution is wrong**, and this selector
/// is how it was falsified — see `.superpowers/sdd/maple-moe-down.md`.
///
/// The real cause is the K=512 shape. `quads = (K/256) >> 2` is ZERO at
/// `moe_intermediate = 512`, so the K4-unrolled main loop of
/// `gemv_mq2g256_lloyd_moe_down_indexed.hip` NEVER RUNS: both groups fall into
/// `TAIL_LOAD_AND_DOT`, which restages the codebook with 4 of 32 lanes behind
/// its OWN `__syncthreads`, once per group. Down therefore pays two barriers
/// per workgroup for 16 FMAs/lane where gate_up (K = hidden = 2048) pays two
/// for 64 — 4× the barrier-and-restage overhead per byte, on 2× the
/// workgroups.
///
/// Atomics were ruled out by two independent measurements: `HIPFIRE_MQ2_DOWN_ROWS=4`
/// holds the atomic count (16384) and the per-address contention (8-way) EXACTLY
/// constant and still cuts the kernel to 24.0 µs, and the atomic-free
/// `Expanded` arm below lands within ~1% of it. The atomic costs ≈0.
///
/// `Expanded` is what ships because it is Maple-local and bit-reproducible; the
/// row-tiled kernel is marginally faster but is a SHARED default (DS4, MiniMax)
/// and was measured to be genuinely non-reproducible run to run.
#[derive(Clone, Copy, PartialEq, Eq)]
enum DownMode {
    /// Incumbent: `..._down_residual_scaled_k8_indexed`, one launch,
    /// `atomicAdd(&h[row], w[krank] * acc)`. 36.0 µs/call.
    Atomic,
    /// DEFAULT. `..._down_expanded_k4` → `moe_down_combine_k8_batched`. Two
    /// launches, no atomics, deterministic fold order. 26.1 + 2.4 µs/call, and
    /// +1.6% end-to-end decode over `Atomic` in 10 of 10 paired reps despite
    /// the extra dispatch.
    Expanded,
    /// MEASUREMENT ONLY — the expanded GEMV with the combine OMITTED. The MoE
    /// contributes NOTHING to the residual in this mode, so the model emits
    /// garbage; it exists solely to price the atomic in isolation and must
    /// never be used for a quality number.
    ExpandedNoCombine,
}

fn down_mode() -> DownMode {
    static M: std::sync::OnceLock<DownMode> = std::sync::OnceLock::new();
    *M.get_or_init(|| {
        match hipfire_config::developer_var("HIPFIRE_MAPLE_DOWN")
            .ok()
            .as_deref()
        {
            Some("atomic") => DownMode::Atomic,
            Some("expanded-nocombine") => DownMode::ExpandedNoCombine,
            _ => DownMode::Expanded,
        }
    })
}

// ───────────────────────── Batched prefill ─────────────────────────

/// Batched prefill requires uniform qt51 experts (the dense and grouped GEMMs
/// both decode that layout) — anything else falls back to per-token.
///
/// The ROUTER is deliberately checked differently: it is the one Maple weight
/// that is NOT qt51 (BF16 in the published checkpoint), and the batched path
/// drives it from the F16 mirror the loader builds. `router_f16` is `None`
/// exactly when that mirror could not be built, so requiring it here is the
/// router's dtype gate.
pub fn forward_batch_supported(weights: &MapleWeights) -> bool {
    weights.layers.iter().all(|l| {
        l.wq.gpu_dtype == DType::MQ2G256LloydU
            && l.wk.gpu_dtype == DType::MQ2G256LloydU
            && l.wv.gpu_dtype == DType::MQ2G256LloydU
            && l.wo.gpu_dtype == DType::MQ2G256LloydU
            // `.first()` rather than `experts[0]`: an expert-less layer is a
            // malformed checkpoint, not a panic site. Report it as
            // "unsupported" and let the caller fall back to the per-token path.
            && l.moe
                .experts
                .first()
                .is_some_and(|e| {
                    e.gate_up.gpu_dtype == DType::MQ2G256LloydU
                        && e.down.gpu_dtype == DType::MQ2G256LloydU
                })
            && l.moe.router_f16.is_some()
    })
}

/// Grouped MoE for B tokens: one router GEMM + one scatter + two grouped
/// expert GEMMs per layer, in place of B × (1 router GEMV + 8 expert GEMVs).
///
/// Mirrors the DeepSeek-V4 prefill sequence (`hipfire-dispatch`'s
/// `pipeline::mod.rs` grouped arm) with three deliberate differences:
///
/// 1. **NO FWHT rotate.** DS4 calls `rotate_x_mq_batched` between the SwiGLU
///    and the down GEMM because its MQ2-Lloyd (qt19) weights are FWHT-rotated.
///    Maple's MQ2G256LloydU (qt51) weights are UNROTATED, so the clamped
///    SwiGLU output feeds the down GEMM directly in the natural basis. Adding
///    the rotate here is silent garbage, not an error.
/// 2. **The clamp is `cfg.swiglu_clamp` (7.0), not DeepSeek's 10.0.** Same
///    kernel, different limit; a copied 10.0 is a silent quality change.
/// 3. **The router runs from the F16 mirror**, not the qt51 grouped GEMM —
///    see `maple::upload_router_f16`, and the measured-and-rejected F32
///    alternative recorded at the call site below.
///
/// The two `x_row_div` values are NOT interchangeable: gate_up gathers by
/// TOKEN (`k_top`, slot → token row) while down gathers by SLOT (`1`, the
/// activation rows ARE slots). Swapping them reads the wrong activation rows
/// and still produces plausible output.
fn moe_block_batched(
    cfg: &MapleConfig,
    layer: &crate::maple::MapleLayerWeights,
    state: &MapleState,
    gpu: &mut Gpu,
    l: usize,
    b: usize,
    start_pos: usize,
) -> Result<(), String> {
    let m = &layer.moe;
    let (hidden, mi) = (cfg.hidden_size, cfg.moe_intermediate_size);
    let (k_top, n_exp) = (cfg.num_experts_per_tok, cfg.num_experts);
    let total_slots = b * k_top;
    let m_total = crate::batch::moe_grouped_m_total_bound(total_slots, n_exp);
    debug_assert!(
        m_total <= state.moe_m_total_max,
        "grouped MoE scratch too small"
    );
    let router_f16 = m
        .router_f16
        .as_ref()
        .ok_or_else(|| format!("maple L{l}: router has no F16 mirror — batched MoE unavailable"))?;

    // RE-CONVERT. `b_normed_f16` was built from the INPUT-layernorm output
    // before attention; `b_normed` has since been overwritten by the
    // post-attention norm. Skipping this feeds the whole MoE the pre-attention
    // activations — a silent, plausible-looking wrong answer.
    gpu.deepseek4_convert_f32_to_f16(&state.b_normed, &state.b_normed_f16, (b * hidden) as i64)
        .map_err(|e| format!("maple L{l}: post-attn f32->f16: {e:?}"))?;

    // Router over B rows → [b × n_exp], then softmax + top-k + renorm.
    //
    // THE F32 ROUTER WAS TRIED HERE AND REJECTED ON MEASUREMENT (2026-08-23).
    // Do not re-derive it from first principles; the reasoning below is sound
    // and the conclusion is still wrong.
    //
    // The reasoning: this router is the one place in the layer whose output is
    // DISCRETE. It selects 8 of 256 experts, so a perturbation that elsewhere
    // would merely nudge a value can here change which 512×2048 matrices run at
    // all — a different mechanism from continuous rounding error. And this GEMM
    // narrows BOTH operands to F16 (weight mirror and activation) while decode's
    // `weight_gemv` runs BF16 weights against F32 activations, on a model whose
    // `config.json` declares `router_dtype: fp32`. So: make prefill match.
    //
    // What `HIPFIRE_MAPLE_DUMP_ROUTER` actually measured — 200 real tokens,
    // 4,800 (layer, token) positions per run, published checkpoint, gfx1151.
    // The F32 arm is this call replaced by `gemm_f32_batched` against
    // `b_normed` (F32 weight mirror, F32 activation, F32 accumulate):
    //
    //   * The expert SETS DO diverge from decode, and by a lot:
    //       B=1   : 18.79 / 18.94 / 19.23 %   (3 runs, F16 — this code)
    //       B=256 : 20.56 / 20.94 / 20.60 / 20.56 %   (4 runs, F16)
    //     90% of tokens have at least one divergent layer. So the premise —
    //     that the discrete router output is worth checking directly — was
    //     right, and the earlier near-tie analysis could not have seen this.
    //   * But the F32 router BARELY MOVES IT:
    //       B=1   : 20.75 / 18.96 / 19.35 %  — overlaps F16, no benefit
    //       B=256 : 17.50 / 17.50 / 17.52 / 17.75 %  — a real but partial cut,
    //               ~3 points of ~20, i.e. 15% relative. Still 17.5% divergent.
    //     A fix for the router's own precision cannot do better than this,
    //     because the router is not where the divergence comes from.
    //   * It comes from the ROUTER'S INPUT. The relative router-logit
    //     difference between the paths grows 4.4e-4 at L0 → 2.3e-2 at L14
    //     (~26x with depth) and per-layer set divergence tracks it exactly:
    //     0.5% at L0, 12.5% at L8, 37.5% at L20. That is the F16 WMMA
    //     attention and expert GEMMs compounding down the residual stream. The
    //     router then faithfully amplifies it into discrete flips wherever the
    //     8th/9th experts are near-tied — median boundary gap 0.014 at
    //     divergent positions against 0.040 at agreeing ones, and 846 of 913
    //     divergences are a single expert of the 8.
    //   * Isolated cleanly at L0, where both builds' batched router reads a
    //     BIT-IDENTICAL activation so the comparison is router arithmetic and
    //     nothing else: F16-vs-F32 is relRMS 7.8e-5 and flips 1 position in
    //     200, against 4.4e-4 and 2-in-200 for the whole decode-vs-batch gap.
    //     The router's own error is real and is roughly a fifth of the error at
    //     the shallowest layer — and a far smaller share at depth.
    //   * COST: 1359 → 1240 tok/s on a 1,409-token prefill, **-8.7%**. Both
    //     `gemm_f32_batched` and `gemm_f32_register_tiled` land there. The
    //     router is small (256×2048) but F32 gives up the WMMA path entirely.
    //   * END-TO-END, NOTHING: `maple_prefill_parity --b 1` argmax flips went
    //     15.4 → 15.9 per 200 points (8 runs per arm, overlapping spreads), and
    //     the F32 arm tripped the harness's well-separated-flip bar in 6 of 8
    //     runs against 1 of 8 for this one. `maple_coherence` emits identical
    //     text on both. It reshuffles WHICH positions flip, not how many.
    //
    // So: 8.7% of prefill for a partial cut at B=256 only, no end-to-end
    // change, on a divergence whose cause is upstream. Rejected. If the ~20%
    // expert-set divergence is worth closing, the lever is the F16 ACTIVATION
    // width on the attention and expert GEMMs, not the router.
    //
    // One thing the dump did establish, and it is the reason this is worth
    // re-reading before touching the batched MoE: a SINGLE near-tie expert flip
    // cascades. Token 124 at B=256 flipped one expert of eight at L8, and the
    // relative router-logit error for that token then ran 0.005 (L8) → 0.04
    // (L9) → 0.26 (L11) → 0.64 (L13) → 1.86 (L15), by which point its top-8 was
    // fully DISJOINT from decode's and stayed that way for eight layers. The
    // discrete-output amplification this whole investigation was about is real;
    // it just is not triggered by the router's own arithmetic.
    gpu.gemm_f16_x_f16_wmma(
        router_f16,
        &state.b_normed_f16,
        &state.b_router_logits,
        n_exp,
        hidden,
        b,
    )
    .map_err(|e| format!("maple L{l}: batch router gemm: {e:?}"))?;
    // Per-ROW softmax over [b × n_exp]. `softmax_f32` normalises the WHOLE
    // tensor, which would mix all b rows together — use the batched variant at
    // temp = 1.0 (inv_t = 1.0, i.e. an exact softmax). Writes to a separate
    // probs buffer rather than aliasing the logits.
    gpu.softmax_temp_batched_into_f32(&state.b_router_logits, &state.b_router_probs, n_exp, b, 1.0)
        .map_err(|e| format!("maple L{l}: batch router softmax: {e:?}"))?;
    gpu.moe_topk_renorm_k8_batched(
        &state.b_router_probs,
        &state.b_topk_indices,
        &state.b_topk_weights,
        n_exp,
        cfg.norm_topk_prob,
        b,
    )
    .map_err(|e| format!("maple L{l}: batch topk: {e:?}"))?;

    // Router dump — see `router_dump_prefix`. `b_router_logits` is a SEPARATE
    // buffer from `b_router_probs`, so unlike decode the raw logits survive the
    // softmax and can be read after the top-k.
    // The `b_*` buffers are sized for `max_b`, not for THIS chunk's `b`, so
    // download only the live rows — otherwise a b=1 chunk pulls a 512×256
    // logit buffer back over PCIe 4,800 times.
    if let Some(prefix) = router_dump_prefix() {
        let raw = gpu
            .download_f32(&row_view(&state.b_router_logits, 0, b * n_exp))
            .map_err(|e| format!("maple L{l}: dump batch router logits: {e:?}"))?;
        dump_router_records(
            gpu,
            prefix,
            "batch",
            l,
            start_pos,
            b,
            n_exp,
            k_top,
            &raw,
            // `b_topk_indices` is F32-TYPED but holds i32 bits, so `row_view`'s
            // F32 assert passes and its element count is still right — the byte
            // stride is 4 either way. `dump_router_records` reads it as i32.
            &row_view(&state.b_topk_indices, 0, b * k_top),
            &row_view(&state.b_topk_weights, 0, b * k_top),
        )?;
    }

    gpu.moe_scatter_fused_k8(
        &state.b_topk_indices,
        &state.b_expert_counts,
        &state.b_expert_offsets,
        &state.b_sorted_slot,
        &state.b_expert_tiles,
        &state.b_inverse_perm,
        total_slots,
        n_exp,
        m_total,
        crate::batch::MOE_GROUPED_BLOCK_M,
    )
    .map_err(|e| format!("maple L{l}: scatter: {e:?}"))?;

    // gate_up: x_row_div = k_top (slot -> token), x rows = b.
    //
    // Same F16 contract `dense_qt51_gemm` asserts: an F32 `x_src` here does not
    // fail, it routes through the kernel's pointer-keyed `ensure_fp16_x` and
    // serves layer 0's activations for all 24 layers. That was demonstrated
    // once already (cosine 0.537), so assert it at the call site rather than
    // relying on the comment above.
    debug_assert_eq!(
        state.b_normed_f16.dtype,
        DType::F16,
        "moe gate_up: x must be pre-converted F16"
    );
    gpu.gemm_mq2g256_lloyd_moe_grouped_wmma(
        &m.expert_gate_up_ptrs,
        &state.b_expert_tiles,
        &state.b_sorted_slot,
        &state.b_normed_f16,
        &state.b_y_gate_up,
        2 * mi,
        hidden,
        k_top,
        m_total,
        b,
    )
    .map_err(|e| format!("maple L{l}: grouped gate_up: {e:?}"))?;

    // Unscatter + Maple's asymmetric clamped SwiGLU, one launch. NO rotate.
    gpu.moe_unscatter_silu_clamp_k8(
        &state.b_y_gate_up,
        &state.b_sorted_slot,
        &state.b_act,
        mi,
        k_top,
        m_total,
        cfg.swiglu_clamp,
    )
    .map_err(|e| format!("maple L{l}: unscatter+swiglu: {e:?}"))?;

    // Convert the activation ourselves for the same reason `b_normed_f16`
    // exists: the grouped GEMM's F32 arm caches on the source POINTER, and
    // `b_act` is one buffer refilled every layer. See `MapleState::b_act_f16`.
    gpu.deepseek4_convert_f32_to_f16(&state.b_act, &state.b_act_f16, (total_slots * mi) as i64)
        .map_err(|e| format!("maple L{l}: swiglu f32->f16: {e:?}"))?;

    // down: x_row_div = 1 (act rows ARE slots), x rows = total_slots.
    debug_assert_eq!(
        state.b_act_f16.dtype,
        DType::F16,
        "moe down: x must be pre-converted F16"
    );
    gpu.gemm_mq2g256_lloyd_moe_grouped_wmma(
        &m.expert_down_ptrs,
        &state.b_expert_tiles,
        &state.b_sorted_slot,
        &state.b_act_f16,
        &state.b_y_down,
        hidden,
        mi,
        1,
        m_total,
        total_slots,
    )
    .map_err(|e| format!("maple L{l}: grouped down: {e:?}"))?;

    // Weighted Σ over the k_top slots of each token, += into the residual.
    // This IS the combine — the grouped down GEMM, unlike the per-token
    // `..._down_residual_scaled_indexed` GEMV, does not self-combine.
    gpu.moe_down_combine_grouped_k8(
        &state.b_y_down,
        &state.b_inverse_perm,
        &state.b_topk_weights,
        &state.b_h,
        hidden,
        k_top,
        b,
    )
    .map_err(|e| format!("maple L{l}: down combine: {e:?}"))
}

/// Prefill `tokens` at `[start_pos, start_pos+B)`; returns the LAST token's
/// logits. Errors above `state.max_b` (the row count the batched scratch was
/// allocated for) rather than splitting — chunking is the caller's job
/// (`batch::prefill_chunks`).
///
/// Both halves are batched: one GEMM per projection per layer over all B rows
/// for attention, and one scatter + two grouped expert GEMMs per layer for the
/// MoE (`moe_block_batched`). Nothing on this path loops over tokens except the
/// embedding row copies.
pub fn forward_batch(
    cfg: &MapleConfig,
    weights: &MapleWeights,
    state: &mut MapleState,
    gpu: &mut Gpu,
    tokens: &[u32],
    start_pos: usize,
) -> Result<Vec<f32>, String> {
    let b = tokens.len();
    if b == 0 {
        return Err("maple forward_batch: empty token slice".into());
    }
    // Bound against what the scratch was ACTUALLY allocated from, not against
    // the compile-time cap. `MapleState::new_with_max_seq` currently sizes
    // every `b_*` buffer from `MAPLE_PREFILL_MAX_B`, so today the two are
    // equal — but the recorded follow-up is to size them from
    // `MAPLE_PREFILL_CHUNK` (256) instead. Checking the constant would still
    // admit B=512 the moment that lands, and the dense GEMM would then write
    // `dense_m_total(512) x q_dim` into a 256-row `b_q`. Checking `state.max_b`
    // tracks the allocation by construction.
    if b > state.max_b {
        return Err(format!(
            "maple forward_batch: B={b} exceeds this state's batched-prefill \
             scratch capacity ({} rows) — split the prompt with \
             `batch::prefill_chunks`",
            state.max_b
        ));
    }
    if start_pos + b > state.max_seq {
        return Err(format!(
            "maple forward_batch: positions {start_pos}..{} exceed max_seq {}",
            start_pos + b,
            state.max_seq
        ));
    }
    if !forward_batch_supported(weights) {
        // Name BOTH gates. `forward_batch_supported` fails for two distinct
        // reasons — a non-qt51 attention/expert weight, or a missing router F16
        // mirror — and a checkpoint with a quantized router would otherwise be
        // told its experts were the problem.
        return Err(
            "maple forward_batch: unsupported tier (needs uniform qt51 attention and \
                    expert weights, plus the router's F16 mirror)"
                .into(),
        );
    }

    let hidden = cfg.hidden_size;
    let head_dim = cfg.head_dim;
    let n_heads = cfg.num_attention_heads;
    let n_kv = cfg.num_key_value_heads;
    let eps = cfg.rms_norm_eps;
    let n_rot = cfg.rotary_dim();
    let q_dim = cfg.q_dim();
    let kv_dim = cfg.kv_dim();

    // Positions [B] as i32-in-f32, for batched RoPE + the masked windowed attend.
    let pos_bytes: Vec<u8> = (0..b)
        .flat_map(|i| ((start_pos + i) as i32).to_ne_bytes())
        .collect();
    gpu.hip
        .memcpy_htod(&state.b_positions.buf, &pos_bytes)
        .map_err(|e| format!("maple: htod positions: {e:?}"))?;

    // ALSO stage the single-i32 `pos_buf` scalar, mirroring `decode_step`.
    // `AttnParams` carries both `positions` (batch_size > 1) and `pos_buf`
    // (batch_size == 1), and every KV-write/attend dispatch in
    // `hipfire-dispatch/src/families/attention.rs` picks between them purely
    // on `plan.batch_size` — which is `b`, the PER-CALL token count, not the
    // logical prefill size. Any chunk with b == 1 (an unbatched `--b 1` run,
    // or a ragged trailing remainder like `prefill_chunks(256, 17)`'s final
    // 1-token chunk) takes the `pos_buf` branch. Leaving it unwritten here
    // meant that branch silently read whatever a PRIOR call — or GPU-zeroed
    // scratch — left behind, corrupting the KV write and attend position for
    // that chunk. Do not delete this thinking it's dead because b_positions
    // "covers" the batched case; it doesn't cover b == 1.
    gpu.hip
        .memcpy_htod(&state.pos_buf, &((start_pos + b - 1) as i32).to_ne_bytes())
        .map_err(|e| format!("maple: htod pos_buf: {e:?}"))?;

    // Re-stamp the dense slot index for THIS B: identity over the live rows and
    // -1 across the BLOCK_M tail, so the grouped kernel skips the pad tile rows
    // instead of computing them from whatever is left in the scratch. The table
    // is allocated for MAPLE_PREFILL_MAX_B and rewritten per chunk (≤ 2 KB, once
    // per chunk — not per layer). `dense_tile_ids` is all-zero for every B, so
    // the load-time upload of that one still stands.
    let slots = crate::batch::dense_slot_index_host(b);
    let slot_bytes: Vec<u8> = slots.iter().flat_map(|x| x.to_ne_bytes()).collect();
    gpu.hip
        .memcpy_htod(&state.b_slot_index.buf, &slot_bytes)
        .map_err(|e| format!("maple: htod slot index: {e:?}"))?;

    // Seed the residual rows with embeddings (one row copy per token; the
    // lookup kernels are per-token and this is a memcpy-scale cost).
    for (i, &tok) in tokens.iter().enumerate() {
        let row = row_view(&state.b_h, i * hidden, hidden);
        embed_lookup(gpu, weights, hidden, tok, &row)?;
    }

    for (l, layer) in weights.layers.iter().enumerate() {
        gpu.rmsnorm_batched(
            &state.b_h,
            &layer.input_norm,
            &state.b_normed,
            b,
            hidden,
            eps,
        )
        .map_err(|e| format!("maple L{l}: batch input rmsnorm: {e:?}"))?;

        // Convert to F16 into a buffer WE own and hand THAT to the GEMM. The
        // grouped entry passes an F16 `x_src` straight to the kernel; letting it
        // take the F32 path instead would route through `ensure_fp16_x`, whose
        // conversion is cached on the source POINTER — and `b_normed` is one
        // buffer reused with new contents every layer, so every layer after 0
        // would silently reuse layer 0's activations.
        gpu.deepseek4_convert_f32_to_f16(&state.b_normed, &state.b_normed_f16, (b * hidden) as i64)
            .map_err(|e| format!("maple L{l}: f32->f16: {e:?}"))?;

        for (w_ptrs, m, out) in [
            (&layer.attn_ptr_tables.wq, q_dim, &state.b_q),
            (&layer.attn_ptr_tables.wk, kv_dim, &state.b_k),
            (&layer.attn_ptr_tables.wv, kv_dim, &state.b_v),
        ] {
            dense_qt51_gemm(
                gpu,
                w_ptrs,
                &state.b_tile_ids,
                &state.b_slot_index,
                &state.b_normed_f16,
                out,
                m,
                hidden,
                b,
            )?;
        }

        // QK-norm BEFORE RoPE, per head, across all B tokens. Both are in place,
        // so this order IS the semantics (see the module header).
        gpu.rmsnorm_batched(
            &state.b_q,
            &layer.q_norm,
            &state.b_q,
            n_heads * b,
            head_dim,
            eps,
        )
        .map_err(|e| format!("maple L{l}: batch q_norm: {e:?}"))?;
        gpu.rmsnorm_batched(
            &state.b_k,
            &layer.k_norm,
            &state.b_k,
            n_kv * b,
            head_dim,
            eps,
        )
        .map_err(|e| format!("maple L{l}: batch k_norm: {e:?}"))?;

        // ...THEN RoPE, and only on sliding layers (full layers are NoPE).
        //
        // The trailing `pos_offset` is ADDED to each `b_positions[i]` for the
        // RoPE angle only, so that a COMPACTED KV still rotates at absolute
        // phase (callers on those paths pass `kv_cache.compact_offset`).
        // Maple's KV is never evicted or compacted here and `b_positions`
        // already holds absolute positions, so 0 is a literal no-op — the
        // correct value, not an unfilled placeholder.
        if cfg.applies_rope(l) {
            gpu.rope_partial_interleaved_f32_batched(
                &state.b_q,
                &state.b_k,
                &state.b_positions,
                n_heads,
                n_kv,
                head_dim,
                n_rot,
                cfg.rope_theta,
                b,
                /*pos_offset=*/ 0,
            )
            .map_err(|e| format!("maple L{l}: batch rope: {e:?}"))?;
        }

        batched_attend(cfg, state, gpu, l, b, start_pos)?;

        // o_proj over B rows, then add into the residual. The attention output
        // needs its OWN F16 buffer, distinct from `b_normed_f16` — see the
        // conversion note above; keeping the two apart also keeps the two
        // activations out of any shared conversion scratch.
        gpu.deepseek4_convert_f32_to_f16(
            &state.b_attn_out,
            &state.b_attn_out_f16,
            (b * q_dim) as i64,
        )
        .map_err(|e| format!("maple L{l}: attn_out f32->f16: {e:?}"))?;
        dense_qt51_gemm(
            gpu,
            &layer.attn_ptr_tables.wo,
            &state.b_tile_ids,
            &state.b_slot_index,
            &state.b_attn_out_f16,
            &state.b_proj_out,
            hidden,
            q_dim,
            b,
        )?;
        // `add_inplace_f32` takes NO length — it uses `a.numel()`. So both
        // sides must be views of exactly the live b*hidden elements;
        // `b_proj_out` is [dense_m_total(b) × hidden] and its padding tail must
        // not be folded into the residual.
        let h_live = row_view(&state.b_h, 0, b * hidden);
        let proj_live = row_view(&state.b_proj_out, 0, b * hidden);
        gpu.add_inplace_f32(&h_live, &proj_live)
            .map_err(|e| format!("maple L{l}: o_proj residual add: {e:?}"))?;

        gpu.rmsnorm_batched(
            &state.b_h,
            &layer.post_attn_norm,
            &state.b_normed,
            b,
            hidden,
            eps,
        )
        .map_err(|e| format!("maple L{l}: batch post-attn rmsnorm: {e:?}"))?;

        moe_block_batched(cfg, layer, state, gpu, l, b, start_pos)?;
    }

    // Head: last row only — the caller wants the next-token distribution, and
    // running lm_head over all B rows would cost B × vocab.
    let last = row_view(&state.b_h, (b - 1) * hidden, hidden);
    gpu.rmsnorm_batched(
        &last,
        &weights.final_norm,
        &state.final_norm_buf,
        1,
        hidden,
        eps,
    )
    .map_err(|e| format!("maple: final rmsnorm: {e:?}"))?;
    weight_gemv(gpu, &weights.lm_head, &state.final_norm_buf, &state.logits)
        .map_err(|e| format!("maple: lm_head: {e}"))?;
    state.n_tokens = state.n_tokens.max(start_pos + b);
    gpu.download_f32(&state.logits)
        .map_err(|e| format!("maple: download logits: {e:?}"))
}

/// Non-owning view of `len` f32 at element `offset` inside `t`.
///
/// Mirrors `slice_moe_f32_view` in `hipfire-dispatch/src/pipeline/mod.rs`
/// (which is private to that crate). The returned tensor MUST NOT be freed —
/// it aliases `t`'s allocation, and `DeviceBuffer::from_raw` has no Drop-time
/// free, so the alias and the owner coexist until the OWNER is freed once.
///
/// Callers guarantee `offset + len <= t.numel()`.
fn row_view(t: &GpuTensor, offset: usize, len: usize) -> GpuTensor {
    debug_assert!(
        offset + len <= t.numel(),
        "row_view out of range: {offset}+{len} > {}",
        t.numel()
    );
    debug_assert_eq!(t.dtype, DType::F32, "row_view is F32-only");
    unsafe {
        let base = t.buf.as_ptr() as *mut u8;
        let ptr = base.add(offset * 4);
        GpuTensor {
            buf: hip_bridge::DeviceBuffer::from_raw(ptr as *mut _, len * 4),
            shape: vec![len],
            dtype: DType::F32,
        }
    }
}

/// Test-only override: force full causal on the SLIDING layers too, so the
/// sliding window can be PROVEN live by differential rather than assumed.
///
/// Parity against the per-token path alone cannot show it — if both paths
/// dropped the window they would still agree with each other. Forcing it off on
/// only the batched side makes a live window observable as a divergence, and a
/// dead one as silence. At 1200 tokens this drives cosine from 0.996 to -0.725.
///
/// Cached in a `OnceLock` for the same reason `dump_hidden_path` is:
/// `developer_var` scans the config field table and allocates, and this sits on
/// a per-layer, per-chunk path that is directly measured.
fn force_full_causal() -> bool {
    static F: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    *F.get_or_init(|| {
        hipfire_config::developer_var("HIPFIRE_MAPLE_FORCE_FULL_CAUSAL").as_deref() == Ok("1")
    })
}

/// Batched KV write + windowed masked flash attention for layer `l`.
///
/// `q8_windowed` selects the batched masked windowed Q8 key unconditionally:
/// window > 0 clips sliding layers to the last `sliding_window` keys, window 0
/// is plain causal for the full/NoPE layers. The non-windowed batched key would
/// silently DROP the window on sliding layers past `sliding_window` tokens.
fn batched_attend(
    cfg: &MapleConfig,
    state: &MapleState,
    gpu: &mut Gpu,
    l: usize,
    b: usize,
    start_pos: usize,
) -> Result<(), String> {
    let window = if cfg.layer_type(l) == MapleLayerType::Sliding && !force_full_causal() {
        cfg.sliding_window as i32
    } else {
        0
    };
    let ctx = DispatchCtx::new(gpu);
    let plan = hipfire_dispatch::families::kv_tier::KvTierPlan::derive(
        hipfire_dispatch::families::kv_tier::KvTierInputs {
            pos: start_pos + b - 1,
            // Inert under `--kv-mode bf16` — see the decode-side note; the
            // Bf16 arm is windowed unconditionally in both shapes.
            q8_windowed: true,
            window,
            batch_size: b,
            ..state.kv.tier_inputs()
        },
    )
    .map_err(|e| format!("maple L{l}: kv tier: {e}"))?;
    let io = hipfire_dispatch::families::attention::AttnParams {
        q: &state.b_q,
        k: &state.b_k,
        v: &state.b_v,
        k_cache: &state.kv.k_gpu[l],
        v_cache: &state.kv.v_gpu[l],
        k_scales: None,
        v_scales: None,
        // `pos_buf` / `pos` are the batch_size==1 path; with batch_size > 1 the
        // family reads `positions` instead.
        pos_buf: &state.pos_buf,
        pos: start_pos + b - 1,
        positions: Some(&state.b_positions),
        n_heads: cfg.num_attention_heads,
        n_kv_heads: cfg.num_key_value_heads,
        head_dim: cfg.head_dim,
        physical_cap: state.kv.physical_cap,
        batch_size: b,
        max_ctx_len: start_pos + b,
        flash_partials: Some(&state.flash_partials),
        givens_cos: None,
        givens_sin: None,
        tree_bias: None,
        block_start: 0,
        block_cols: 0,
        output_gate: None,
        output: &state.b_attn_out,
    };
    hipfire_dispatch::pipeline::execute_steps(
        gpu,
        &ctx,
        &[hipfire_dispatch::pipeline::Step::Attend { plan, io }],
    )
    .map_err(|e| format!("maple L{l}: batch attention: {e:?}"))
}

#[cfg(test)]
mod tests {
    use super::*;

    fn cfg() -> MapleConfig {
        let json = r#"{"config":{
            "vocab_size": 151936, "hidden_size": 2048, "num_hidden_layers": 8,
            "num_attention_heads": 16, "num_key_value_heads": 4, "head_dim": 128,
            "moe_intermediate_size": 512, "num_experts": 256, "num_experts_per_tok": 8,
            "partial_rotary_factor": 0.5, "sliding_window": 512, "rope_theta": 10000,
            "layer_types": [
              "sliding_attention","sliding_attention","sliding_attention","full_attention",
              "sliding_attention","sliding_attention","sliding_attention","full_attention"]
        }}"#;
        MapleConfig::from_metadata_json(json).unwrap()
    }

    /// The reference clamp, transcribed from `modeling_maple.py:110`:
    /// `silu(clamp(gate, max=7)) * clamp(up, min=-7, max=7)`.
    fn reference_swiglu(gate: f32, up: f32, limit: f32) -> f32 {
        let g = gate.min(limit); // capped from ABOVE only
        let u = up.clamp(-limit, limit); // clamped BOTH ways
        (g / (1.0 + (-g).exp())) * u
    }

    #[test]
    fn the_clamp_is_asymmetric_gate_above_only_up_both_ways() {
        let l = 7.0f32;
        // A large positive gate is capped...
        assert_eq!(
            reference_swiglu(100.0, 1.0, l),
            reference_swiglu(7.0, 1.0, l)
        );
        // ...but a large NEGATIVE gate is not. If the gate were clamped from
        // below too, these would be equal.
        assert_ne!(
            reference_swiglu(-100.0, 1.0, l),
            reference_swiglu(-7.0, 1.0, l)
        );
        // `up` is clamped on both sides.
        assert_eq!(
            reference_swiglu(1.0, 100.0, l),
            reference_swiglu(1.0, 7.0, l)
        );
        assert_eq!(
            reference_swiglu(1.0, -100.0, l),
            reference_swiglu(1.0, -7.0, l)
        );
    }

    #[test]
    fn the_clamp_limit_is_seven_not_deepseeks_ten() {
        // The kernel is shared with DeepSeek V4, which passes 10.0. Maple's 7.0
        // comes from the config type, and the two differ on real inputs — so a
        // copied 10.0 would be a silent quality change, not a crash.
        let c = cfg();
        assert_eq!(c.swiglu_clamp, 7.0);
        assert_ne!(
            reference_swiglu(9.0, 1.0, 7.0),
            reference_swiglu(9.0, 1.0, 10.0)
        );
    }

    #[test]
    fn rope_is_applied_on_sliding_layers_only() {
        let c = cfg();
        let roped: Vec<usize> = (0..c.num_hidden_layers)
            .filter(|&l| c.applies_rope(l))
            .collect();
        assert_eq!(roped, vec![0, 1, 2, 4, 5, 6], "layers 3 and 7 are NoPE");
    }

    #[test]
    fn rotary_covers_half_the_head_and_pairs_within_that_block() {
        // n_rot = 64 of head_dim 128. The half-split kernel pairs
        // (i, i + n_rot/2) = (i, i+32) — INSIDE the rotated block. Gemma-4's
        // rope_partial_halved pairs (i, i + head_dim/2) = (i, i+64), which
        // would reach into the pass-through half.
        let c = cfg();
        assert_eq!(c.rotary_dim(), 64);
        assert_eq!(c.rotary_dim() / 2, 32);
        assert_ne!(c.rotary_dim() / 2, c.head_dim / 2);
    }

    #[test]
    fn sliding_window_is_512_and_full_layers_are_unwindowed() {
        let c = cfg();
        assert_eq!(c.attention_span(0, 10_000).len(), 512);
        assert_eq!(c.attention_span(3, 10_000).start, 0);
    }
}
